A quarter pixel precision motion estimation architecture for H.264/AVC video coding

H.264/AVC is the most recent and promising international video coding standard developed by the ITU-T Video Coding Experts Group in conjunction with the ISO/IEC Moving Picture Experts Group. This standard has been designed in order to provide improved coding efficiency and network adaptation. In this sense, H.264/AVC provides superior features when compared with its ancestors such as MPEG-2, MPEG-4 and H.263 but at the expenses of a prohibitive computational cost for real time applications. In particular, the motion estimation results to be the most intensive task in the whole encoding process, and for this reason, efficient architectures as the one presented in this paper to compute the 41 motion vectors per macroblock required by the H.264/AVC video coding standard, are needed in order to meet real conditions. This paper deals with a low cost VLSI architecture capable to obtain half and quarter pixel precision motion vectors, applying the correspondent techniques in order to obtain these motion vectors as demanded by the H.264/AVC standard. Techniques such as the reuse of the results obtained for smaller blocks and the possibility of avoiding the use of certain motion estimation modes have been introduced in order to obtain a flexible low-power hardware solution. As a result, the proposed architecture has been synthesized and generated to a commercial FPGA device, producing a fully functional embedded prototype capable of processing up to QCIF images at 30 fps with low area occupation.

[1]  Lai-Man Po,et al.  Generalized partial distortion search algorithm for fast block motion estimation , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[2]  Runde Zhou,et al.  Low-power motion-estimation architecture based on a novel early-jump-out technique , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[3]  Yui-Lam Chan,et al.  Block motion estimation using adaptive partial distortion search , 2002, Proceedings. IEEE International Conference on Multimedia and Expo.

[4]  J.Fco López,et al.  Design of a 270 MHz/340 mW processing element for high performance motion estimation systems application , 2002 .

[5]  Walter Stechele,et al.  Flexible low-power VLSI architecture for MPEG-4 motion estimation , 1998, Electronic Imaging.

[6]  Shahid Masud,et al.  Efficient block size selection in H.264 video coding standard , 2004 .

[7]  Magdy Bayoumi,et al.  A comparative analysis for low power motion estimation VLSI architectures , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[8]  Oscar C. Au,et al.  Fast multi-block selection for H.264 video coding , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).