The conversion of bulk CMOS circuits to SOI technology and its noise impact

The faster switching speed and smaller parasitic capacitance of SOI circuits have provided 20% performance improvement over their bulk predecessors, but the characteristics of SOI circuits also introduced significant noise problems that cannot be overlooked. This paper addresses the design issues of remapping bulk CMOS circuits to the SOI technology, and discusses how to minimize the power supply noise by optimizing the placement of on-chip decoupling capacitors.

[1]  David D. Ling,et al.  Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.

[2]  A. Deutsch,et al.  The importance of inductance and inductive coupling for on-chip wiring , 1997, Electrical Performance of Electronic Packaging.

[3]  A. Acovic,et al.  Hot-Carrier Reliability of Fully Depleted Accumulation Mode Soi Mosfets , 1992, 1992 IEEE International SOI Conference.

[4]  K. L. Shepard,et al.  Noise in deep submicron digital design , 1996, ICCAD 1996.

[5]  Chenming Hu,et al.  A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.