Tile Adaptation for Workload Balancing of 3D-HEVC Encoder in Homogeneous Multicore Systems

This paper proposes a tile adaptation for workload balancing to speed up the 3D-High Efficiency Video Coding (3D-HEVC) encoder. Experiments were done to evaluate the usage of tiles when encoding texture and depth maps considering a static uniform partitioning. Based on these evaluations, we observed that the encoding workload of neighboring frames in the same view tends to be similar. Moreover, the encoding workload of dependent views can be predicted using the information of previously encoded frames of the same and base views. Therefore, the proposed solution adaptively defines the boundaries of the tiles based on inter-frame and inter-view correlations to balance the workloads of the tiles, resulting in a higher speedup when executing in homogeneous multicore systems. The proposed method was implemented in 3D-HEVC Test Model and evaluated according to the Common Test Conditions. The results demonstrated that the proposed solution speeds up texture and depth map coding from 9.94% to 18.21%, when compared to the uniform-sized tiles, without coding efficiency loss. To the best of the authors’ knowledge, this is the first work proposing a complete solution for speeding up the 3D-HEVC video encoder by balancing the tiles workload dynamically.

[1]  Jianjun Lei,et al.  Fast Mode Decision Based on Grayscale Similarity and Inter-View Correlation for Depth Map Coding in 3D-HEVC , 2018, IEEE Transactions on Circuits and Systems for Video Technology.

[2]  Igor Piljić,et al.  Dynamic load balancing algorithm based on HEVC tiles for just-in-time video encoding for heterogeneous architectures , 2019 .

[3]  Thanasis Loukopoulos,et al.  Heuristics for tile parallelism in HEVC , 2017, 2017 25th European Signal Processing Conference (EUSIPCO).

[4]  Gustavo Sanchez,et al.  Fast 3D-HEVC Depth Map Encoding Using Machine Learning , 2020, IEEE Transactions on Circuits and Systems for Video Technology.

[5]  Bruno Zatt,et al.  Speedup-aware history-based tiling algorithm for the HEVC standard , 2016, 2016 IEEE International Conference on Image Processing (ICIP).

[6]  Muhammad Usman Karim Khan,et al.  Power efficient and workload balanced tiling for parallelized high efficiency video coding , 2014, 2014 IEEE International Conference on Image Processing (ICIP).

[7]  Guilherme Corrêa,et al.  Fast HEVC Encoding Decisions Using Data Mining , 2015, IEEE Transactions on Circuits and Systems for Video Technology.

[8]  N. Atzpadin,et al.  Depth map creation and image-based rendering for advanced 3DTV services providing interoperability and scalability , 2007, Signal Process. Image Commun..

[9]  Wen-Nung Lie,et al.  Low complexity depth intra coding combining fast intra mode and fast CU size decision in 3D-HEVC , 2016, 2016 IEEE International Conference on Image Processing (ICIP).

[10]  Munchurl Kim,et al.  A Novel Fast CU Encoding Scheme Based on Spatiotemporal Encoding Parameters for HEVC Inter Coding , 2015, IEEE Transactions on Circuits and Systems for Video Technology.

[11]  Guilherme Corrêa,et al.  Memory-Aware Tiles Workload Balance through Machine-Learnt Complexity Reduction for HEVC , 2018, 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[12]  Sergio Bampi,et al.  Adaptive content-based Tile partitioning algorithm for the HEVC standard , 2013, 2013 Picture Coding Symposium (PCS).

[13]  David Flynn,et al.  HEVC Complexity and Implementation Analysis , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[14]  Minhua Zhou,et al.  An Overview of Tiles in HEVC , 2013, IEEE Journal of Selected Topics in Signal Processing.

[15]  Qionghai Dai,et al.  Clustering-Based Content Adaptive Tiles Under On-chip Memory Constraints , 2016, IEEE Transactions on Multimedia.

[16]  Yui-Lam Chan,et al.  Probability-Based Depth Intra-Mode Skipping Strategy and Novel VSO Metric for DMM Decision in 3D-HEVC , 2018, IEEE Transactions on Circuits and Systems for Video Technology.

[17]  Ying Chen,et al.  Standardized Extensions of High Efficiency Video Coding (HEVC) , 2013, IEEE Journal of Selected Topics in Signal Processing.

[18]  Béatrice Pesquet-Popescu,et al.  Initialization, Limitation, and Predictive Coding of the Depth and Texture Quadtree in 3D-HEVC , 2014, IEEE Transactions on Circuits and Systems for Video Technology.

[19]  G. Bjontegaard,et al.  Calculation of Average PSNR Differences between RD-curves , 2001 .

[20]  Bruno Zatt,et al.  Complexity reduction for 3D-HEVC depth maps intra-frame prediction using simplified edge detector algorithm , 2014, 2014 IEEE International Conference on Image Processing (ICIP).

[21]  César A. M. Marcon,et al.  3D-HEVC DMM-1 Parallelism Exploration Targeting Multicore Systems , 2018, 2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI).

[22]  Christoph Fehn,et al.  Depth-image-based rendering (DIBR), compression, and transmission for a new approach on 3D-TV , 2004, IS&T/SPIE Electronic Imaging.

[23]  Mateus Grellert,et al.  Quality and Energy-Aware HEVC Transrating Based on Machine Learning , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Ying Chen,et al.  Generic segment-wise DC for 3D-HEVC depth intra coding , 2014, 2014 IEEE International Conference on Image Processing (ICIP).

[25]  Eun-Seok Ryu,et al.  Prediction complexity-based HEVC parallel processing for asymmetric multicores , 2017, Multimedia Tools and Applications.

[26]  Yui-Lam Chan,et al.  Quadtree decision for depth intra coding in 3D-HEVC by good feature , 2016, 2016 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).

[27]  Gustavo Sanchez,et al.  Analysis of parallel encoding using tiles in 3D High Efficiency Video Coding , 2019, Signal Image Video Process..

[28]  Detlev Marpe,et al.  Depth Intra Coding for 3D Video Based on Geometric Primitives , 2016, IEEE Transactions on Circuits and Systems for Video Technology.

[29]  Manuel P. Malumbres,et al.  Shared Memory Tile-Based vs Hybrid Memory GOP-Based Parallel Algorithms for HEVC Encoder , 2016, ICA3PP.

[30]  Leonel Sousa,et al.  Parallelism exploration for 3D high-efficiency video coding depth modeling mode one , 2018, Journal of Real-Time Image Processing.

[31]  Gary J. Sullivan,et al.  Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[32]  Thanasis Loukopoulos,et al.  Adaptive Tile Parallelization for Fast Video Encoding in HEVC , 2016, 2016 IEEE International Conference on Internet of Things (iThings) and IEEE Green Computing and Communications (GreenCom) and IEEE Cyber, Physical and Social Computing (CPSCom) and IEEE Smart Data (SmartData).

[33]  Ben H. H. Juurlink,et al.  Parallel Scalability and Efficiency of HEVC Parallelization Approaches , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[34]  Ying Chen,et al.  Overview of the Multiview and 3D Extensions of High Efficiency Video Coding , 2016, IEEE Transactions on Circuits and Systems for Video Technology.

[35]  Bruno Zatt,et al.  TITAN: Tile Timing-Aware Balancing Algorithm for Speeding Up the 3D-HEVC Intra Coding , 2019, 2019 IEEE International Symposium on Circuits and Systems (ISCAS).

[36]  Luciano Volcan Agostini,et al.  Energy-Efficient Hadamard-Based SATD Hardware Architectures Through Calculation Reuse , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[37]  Luis Nero Alves,et al.  Complexity reduction methods for fast motion estimation in HEVC , 2015, Signal Process. Image Commun..