Automatic March Tests Generations for Static Linked Faults in SRAMs

Static linked faults are considered an interesting class of memory faults. Their capability of influencing the behavior of other faults causes the hiding of the fault effect and makes test algorithm design a very complex task. A large number of March tests with different fault coverage have been published and some methodologies have been presented to automatically generate March tests. In this paper we present an approach to automatically generate March tests for static linked faults. The proposed approach generates better test algorithms then previous, by reducing the test length

[1]  Frans P. M. Beenker,et al.  A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Said Hamdioui,et al.  March SL: a test for all static linked memory faults , 2003, 2003 Test Symposium.

[3]  Alfredo Benso,et al.  Automatic March tests generation for static and dynamic faults in SRAMs , 2005, European Test Symposium (ETS'05).

[4]  Sudhakar M. Reddy,et al.  A March Test for Functional Faults in Semiconductor Random Access Memories , 1981, IEEE Transactions on Computers.

[5]  Ad J. van de Goor,et al.  Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[6]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[7]  Sandeep K. Gupta,et al.  Generating complete and optimal march tests for linked faults in memories , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[8]  Georgi Gaydadjiev,et al.  March LR: a test for realistic linked faults , 1996, Proceedings of 14th VLSI Test Symposium.

[9]  Georgi Gaydadjiev,et al.  March LA: a test for linked memory faults , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[10]  Ad J. van de Goor,et al.  Generating march tests automatically , 1994, Proceedings., International Test Conference.

[11]  Ad J. van de Goor,et al.  Approximating infinite dynamic behavior for DRAM cell defects , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[12]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[13]  Said Hamdioui,et al.  Linked faults in random access memories: concept, fault models, test algorithms, and industrial results , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Said Hamdioui,et al.  A fault primitive based analysis of linked faults in RAMs , 2003, Records of the 2003 International Workshop on Memory Technology, Design and Testing.

[15]  Alfredo Benso,et al.  Specification and design of a new memory fault simulator , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..