Intrinsic transistor reliability improvements from 22nm tri-gate technology

This paper highlights the intrinsic reliability capabilities of Intel's 22nm process technology, which introduced the tri-gate transistor architecture and features a 3rd generation high-κ/metal-gate process. Results are detailed from all traditional transistor reliability mechanisms, including BTI, TDDB, SILC, and HCI. In addition, characteristics unique to this transistor architecture and process technology are described.

[1]  A. Rahman,et al.  Reliability studies of a 22nm SoC platform technology featuring 3-D tri-gate, optimized for ultra low power, high performance and high density application , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[2]  Mark Y. Liu,et al.  Reliability characterization of 32nm high-K and Metal-Gate logic transistor technology , 2010, 2010 IEEE International Reliability Physics Symposium.

[3]  J. Jopling,et al.  Characterization of SILC and its end-of-life reliability assessment on 45NM high-K and metal-gate technology , 2009, 2009 IEEE International Reliability Physics Symposium.

[4]  S. Natarajan,et al.  Self-heat reliability considerations on Intel's 22nm Tri-Gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[5]  J. Bokor,et al.  Reliability study of CMOS FinFETs , 2003, IEEE International Electron Devices Meeting 2003.

[6]  Jong Ho Lee,et al.  Hot carrier-induced degradation in bulk FinFETs , 2005, IEEE Electron Device Letters.

[7]  C. Auth,et al.  A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[8]  L. Dreeskornfeld,et al.  A comprehensive study of corner effects in tri-gate transistors , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[9]  K. Kobayashi,et al.  Contributions of charge sharing and bipolar effects to cause or suppress MCUs on redundant latches , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[10]  You-Seung Jin,et al.  Negative bias temperature instability in triple gate transistors , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[11]  C. Miccoli,et al.  Resolving discrete emission events: A new perspective for detrapping investigation in NAND Flash memories , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[12]  Chong Gun Yu,et al.  A Guideline for the Optimum Fin Width Considering Hot-Carrier and NBTI Degradation in MuGFETs , 2011, IEEE Electron Device Letters.

[13]  C. Prasad,et al.  Gate dielectric TDDB characterizations of advanced High-k and metal-gate CMOS logic transistor technology , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[14]  T. Ohguro,et al.  1.5-nm gate oxide CMOS on [110] surface-oriented Si substrate , 2003 .

[15]  X. Federspiel,et al.  Technology scaling and reliability challenges in the multicore era , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).