UltraSPARC T2: A highly-treaded, power-efficient, SPARC SOC
暂无分享,去创建一个
N. Gura | Ricky C. Hetherington | D. Sheahan | M. Shah | J. Barren | J. Brooks | R. Golla | G. Grohoski | R. Hetherington | P. Jordan | M. Luttrell | C. Olson | B. Sana | L. Spracklen | A. Wynn | Christopher H. Olson | G. Grohoski | N. Gura | Lawrence Spracklen | J. Brooks | Manish Shah | Jama Barreh | R. Golla | Paul J. Jordan | Mark Luttrell | Bikram Saha | Denis Sheahan | Aaron Wynn | Aaron Wynn Sun
[1] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[2] Samuel Williams,et al. Optimization of sparse matrix-vector multiplication on emerging multicore platforms , 2007, Proceedings of the 2007 ACM/IEEE Conference on Supercomputing (SC '07).
[3] Greg Grohoski. Niagara-2: A highly threaded server-on-a-chip , 2006, 2006 IEEE Hot Chips 18 Symposium (HCS).
[4] David A. Patterson,et al. Computer Architecture - A Quantitative Approach, 5th Edition , 1996 .
[5] Ashok Kumar,et al. An 8-Core 64-Thread 64b Power-Efficient SPARC SoC , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.