SoC multiprocessor debugging and synchronisation using generic dynamic-connect debugger frontends

Current and future SoC designs will contain an increasing number of programmable units. To be able to tailor and debug these processors in their system context at the highest possible overall simulation speed, we propose a methodology and the necessary tooling for a multiprocessor debugging environment which allows a flexible runtime trade-off between observability and simulation speed. When selecting full observability for a processor core, the user gets state-of-the-art debugging and profiling capabilities on assembly as well as on C/C++ source code level. This tool-set has been applied on a complex networking SoC case study.

[1]  Andreas Hoffmann,et al.  A Novel Methodology for the Design of Application-Specific Instruction-Set Processors , 2005, Embedded Systems Handbook.

[2]  Edwin A. Harcourt,et al.  Generation of software tools from processor descriptions for hardware/software codesign , 1997, DAC.

[3]  Nikil D. Dutt,et al.  EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[4]  Rainer Leupers,et al.  Generation of interpretive and compiled instruction set simulators , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[5]  QUTdN QeO,et al.  Random early detection gateways for congestion avoidance , 1993, TNET.

[6]  Thorsten Grotker,et al.  System Design with SystemC , 2002 .

[7]  Srinivas Devadas,et al.  ISDL: an instruction set description language for retargetability , 1997, DAC.

[8]  Rainer Leupers,et al.  Virtual architecture mapping: a SystemC based methodology for architectural exploration of System-on-Chips , 2008, Int. J. Embed. Syst..

[9]  Rainer Leupers,et al.  A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[10]  Heinrich Meyr,et al.  A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Gaetano Borriello,et al.  Dynamic communication models in embedded system co-simulation , 1997, DAC.