A fully integrated 60GHz distributed transformer power amplifier in bulky CMOS 45nm

This paper describes a fully integrated differential power amplifier (PA) operating at 60 GHz ISM band and implemented in 45nm CMOS technology. The PA is based on a distributed active transformer (DAT) topology which enables simultaneous power combining and realization of an efficient impedance matching. To cope with the asymmetric nature of DAT, resulting in common-mode and unequal differential voltage-swings at its input-ports, this paper presents two universal methods which do not impose any layout restrictions and layout adjustments. The realized PA achieves 13.2dBm output power at 1dB compression, a saturated output power of 16.3dBm, a PAE of 8.7% and 18.7dBm OIP3, while consuming 178mA at 1.8V.

[1]  Jeng-Han Tsai,et al.  Design and Analysis of a 55–71-GHz Compact and Broadband Distributed Active Transformer Power Amplifier in 90-nm CMOS Process , 2009, IEEE Transactions on Microwave Theory and Techniques.

[2]  Shmuel Ravid,et al.  60GHz 45nm PA for linear OFDM signal with predistortion correction achieving 6.1% PAE and −28dB EVM , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  Herbert Zirath,et al.  A broadband differential cascode power amplifier in 45 nm CMOS for high-speed 60 GHz system-on-chip , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[4]  W. L. Chan,et al.  A 60GHz-band 1V 11.5dBm power amplifier with 11% PAE in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Herbert Zirath,et al.  A Compact Cascode Power Amplifier in 45-nm CMOS for 60-GHz Wireless Systems , 2009, 2009 Annual IEEE Compound Semiconductor Integrated Circuit Symposium.

[6]  David L. Harame,et al.  A 21-27GHz self-shielded 4-way power-combining PA balun , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[7]  Baudouin Martineau,et al.  A 60 GHz Power Amplifier With 14.5 dBm Saturation Power and 25% Peak PAE in CMOS 65 nm SOI , 2010, IEEE Journal of Solid-State Circuits.

[8]  Alberto Valdes-Garcia,et al.  A 1V 17.9dBm 60GHz power amplifier in standard 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[9]  Gang Liu,et al.  A 5.8 GHz 1 V Linear Power Amplifier Using a Novel On-Chip Transformer Power Combiner in Standard 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[10]  Didier Belot,et al.  A 53-to-68GHz 18dBm power amplifier with an 8-way combiner in standard 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[11]  U.R. Pfeiffer,et al.  A 23-dBm 60-GHz Distributed Active Transformer in a Silicon Process Technology , 2007, IEEE Transactions on Microwave Theory and Techniques.

[12]  Ali Hajimiri,et al.  Distributed active transformer-a new power-combining and impedance-transformation technique , 2002 .