A New Constraint-Driven Placement Approach for Analog Circuits

This paper presents a constraint-driven placement algorithm for analog integrated circuits. All constraints are classified according to their critical levels. Then a deterministic placement approach based on the less flexibility first principle driven by the extracted constraints is presented. Our approach aims at reducing mismatch and critical path parasitics. Examples drawn from industrial applications demonstrate the approach is very effective and promising

[1]  Alberto L. Sangiovanni-Vincentelli,et al.  Generalized constraint generation for analog circuit design , 1993, ICCAD.

[2]  J. Litsios,et al.  ILAC: an automated layout tool for analog CMOS circuits , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[3]  Rob A. Rutenbar,et al.  ILAC: An Automated Layout Tool for Analog CMOS Circuits , 2002 .

[4]  Rob A. Rutenbar,et al.  KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .

[5]  Davide Pandini,et al.  Optimum CMOS stack generation with analog constraints , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Di Long,et al.  Signal-path driven partition and placement for analog circuit , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[7]  Jun Gu,et al.  VLSI block placement using less flexibility first principles , 2001, ASP-DAC '01.

[8]  Rob A. Rutenbar,et al.  Layout tools for analog ICs and mixed-signal SoCs: a survey , 2000, ISPD '00.

[9]  Di Long,et al.  Optimal two-dimension common centroid layout generation for MOS transistors unit-circuit , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  X. Hong,et al.  Constraints generation for analog circuits layout , 2004, 2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914).

[11]  Sheqin Dong,et al.  Automated analog circuits symmetrical layout constraint extraction by partition , 2003, ASICON 2003.