High-speed low-power logic gates using floating gates
暂无分享,去创建一个
[1] Gloria Huertas,et al. A practical floating-gate Muller-C element using vMOS threshold gates , 2001 .
[2] J. Yamada,et al. A 1 V multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone application , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[3] Anantha Chandrakasan,et al. Low Voltage Technologies and Circuits , 1998 .
[4] Anantha P. Chandrakasan,et al. Low Power Digital CMOS Design , 1995 .
[5] T. Fujita,et al. A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[6] T. Kuroda. A 0.9V 150MHz 10mW 4mm^2 2-D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme , 1996 .
[7] Yngvar Berg,et al. Ultra low-voltage/low-power digital floating-gate circuits , 1999 .
[8] H. Hara,et al. 50% active-power saving without speed degradation using standby power reduction (SPR) circuit , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[9] Shin'ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.
[10] Christer Svensson,et al. Trading speed for low power by choice of supply and threshold voltages , 1993 .
[11] Yngvar Berg,et al. Programmable floating-gate MOS logic for low-power operation , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.