Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications

In recent years, subthreshold operation has gained a lot of attention due to ultra low-power consumption in applications requiring low to medium performance. It has also been shown that by optimizing the device structure, power consumption of digital subthreshold logic can be further minimized while improving its performance. Therefore, subthreshold circuit design is very promising for future ultra low-energy sensor applications as well as high-performance parallel processing. This paper deals with various device and circuit design challenges associated with the state of the art in optimal digital subthreshold circuit design and reviews device design methodologies and circuit topologies for optimal digital subthreshold operation. This paper identifies the suitable candidates for subthreshold operation at device and circuit levels for optimal subthreshold circuit design and provides an effective roadmap for digital designers interested to work with ultra low-power applications.

[1]  David Blaauw,et al.  Analysis and mitigation of variability in subthreshold design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[2]  Rodrigo Jaramillo Ramirez.  Variability-Aware Design of Subthreshold Devices , 2007 .

[3]  Sunil P. Khatri,et al.  A variation-tolerant sub-threshold design approach , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[4]  Richard Martel,et al.  Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes , 2002 .

[5]  B.C. Paul,et al.  Device optimization for digital subthreshold logic operation , 2005, IEEE Transactions on Electron Devices.

[6]  A.P. Chandrakasan,et al.  Minimum Energy Tracking Loop With Embedded DC–DC Converter Enabling Ultra-Low-Voltage Operation Down to 250 mV in 65 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[7]  Anantha Chandrakasan,et al.  Variation-Driven Device Sizing for Minimum Energy Sub-threshold Circuits , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[8]  Kaushik Roy,et al.  Ultra-low power digital subthreshold logic circuits , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[9]  B.C. Paul,et al.  Oxide Thickness Optimization for Digital Subthreshold Operation , 2008, IEEE Transactions on Electron Devices.

[10]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[11]  Kaushik Roy,et al.  Ultralow Power Computing with Sub-threshold Leakage: A Comparative Study of Bulk and SOI Technologies , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[12]  Jing Guo,et al.  Assessment of silicon MOS and carbon nanotube FET performance limits using a general theory of ballistic transistors , 2002, Digest. International Electron Devices Meeting,.

[13]  Giuseppe de Vita,et al.  A Voltage Regulator for Subthreshold Logic with Low Sensitivity to Temperature and Process Variations , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[15]  H. Wong,et al.  Carbon nanotube field effect transistors for logic applications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[16]  Kaushik Roy,et al.  Digital CMOS logic operation in the sub-threshold region , 2000, ACM Great Lakes Symposium on VLSI.

[17]  Kaushik Roy,et al.  Robust subthreshold logic for ultra-low power operation , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[18]  A. Chandrakasan,et al.  A 180mV FFT processor using subthreshold circuit techniques , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[19]  Kaushik Roy,et al.  Sub-Domino logic: ultra-low power dynamic sub-threshold digital logic , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[20]  M. Lundstrom,et al.  Role of phonon scattering in carbon nanotube field-effect transistors , 2005 .

[21]  Anantha Chandrakasan,et al.  Optimal supply and threshold scaling for subthreshold CMOS circuits , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[22]  Bo Zhai,et al.  A 2.60pJ/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[23]  Naveen Verma,et al.  Sub-Threshold Design: The Challenges of Minimizing Circuit Energy , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[24]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[25]  Alice Wang.  An ultra-low voltage FFT processor using energy-aware techniques , 2003 .

[26]  Mingoo Seok,et al.  Nanometer Device Scaling in Subthreshold Logic and SRAM , 2008, IEEE Transactions on Electron Devices.

[27]  N. Collier.  Application of CNFETs and MOSFETs Circuits at Sub threshold , 2003 .

[28]  Kaushik Roy,et al.  Double-gate SOI devices for low-power and high-performance applications , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[29]  David Blaauw,et al.  Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[30]  Eric MacDonald,et al.  Robust Ultra-Low Power Subthreshold Logic Flip-Flop Design for Reconfigurable Architectures , 2006, 2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006).

[31]  Kaushik Roy,et al.  Robust ultra-low power sub-threshold DTMOS logic , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[32]  A.P. Chandrakasan,et al.  Nanometer MOSFET Variation in Minimum Energy Subthreshold Circuits , 2008, IEEE Transactions on Electron Devices.

[33]  Mark S. Lundstrom,et al.  High-κ dielectrics for advanced carbon-nanotube transistors and logic gates , 2002 .

[34]  K. Roy,et al.  Underlap DGMOS for digital-subthreshold operation , 2006, IEEE Transactions on Electron Devices.

[35]  Yusuf Leblebici,et al.  Weak inversion performance of CMOS and DCVSPG logic families in sub-300 mV range , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[36]  Benton H. Calhoun,et al.  Device sizing for minimum energy operation in subthreshold circuits , 2004 .

[37]  B.C. Paul,et al.  An 8×8 sub-threshold digital CMOS carry save array multiplier , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[38]  H. Wong,et al.  Modeling and Analysis of Planar-Gate Electrostatic Capacitance of 1-D FET With Multiple Cylindrical Conducting Channels , 2007, IEEE Transactions on Electron Devices.

[39]  Kaushik Roy,et al.  Computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[40]  Benton H. Calhoun.  Low energy digital circuit design using sub-threshold operation , 2005 .

[41]  L.T. Clark,et al.  An Ultra-Low-Power Memory With a Subthreshold Power Supply Voltage , 2006, IEEE Journal of Solid-State Circuits.

[42]  A. Chandrakasan,et al.  A 256kb Sub-threshold SRAM in 65nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[43]  Ali Afzali-Kusha,et al.  Subthreshold Pass Transistor Logic for Ultra-Low Power Operation , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[44]  A.P. Chandrakasan,et al.  A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation , 2007, IEEE Journal of Solid-State Circuits.

[45]  K. Roy,et al.  Double gate-MOSFET subthreshold circuit for ultralow power applications , 2004, IEEE Transactions on Electron Devices.

[46]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[47]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[48]  John Keane,et al.  Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[49]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[50]  David Blaauw,et al.  Nanometer Device Scaling in Subthreshold Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[51]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[52]  Sachin S. Sapatnekar,et al.  Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[53]  M. Lundstrom,et al.  Essential physics of carrier transport in nanoscale MOSFETs , 2002 .

[54]  Kaushik Roy,et al.  Ultra-low power DLMS adaptive filter for hearing aid applications , 2001, ISLPED '01.

[55]  A.P. Chandrakasan,et al.  Ultra-dynamic Voltage scaling (UDVS) using sub-threshold operation and local Voltage dithering , 2006, IEEE Journal of Solid-State Circuits.

[56]  Carlos Galup-Montoro,et al.  Body-bias compensation technique for subthreshold CMOS static logic gates , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).