The Microarchitecture of a Pipelined WaveScalar Processor : An RTL-based Study