Accurate Synthesis of Arithmetic Operations with Stochastic Logic

In this study, we propose a method to overcome the main drawback in stochastic computing, low accuracy or related long computing times. Our method exploits dependency in stochastic bit streams with the aid of feedback mechanisms. Accurate (error-free) arithmetic multiplier and adder circuits are implemented. Operations are performed using both stochastic and binary inputs/outputs, binary-stochastic number conversion circuits are implemented for this purpose. We test our circuits by considering performance parameters area, delay, and accuracy. The simulation results are evaluated in a comparison with the results of other stochastic and deterministic (conventional) computing techniques in the literature. Additionally, we discuss the applicability of our method in emerging technologies including printed/flexible electronics for which low transistor counts is desired.

[1]  A. Salleo,et al.  Flexible Electronics: Materials and Applications , 2009 .

[2]  M. Maymandi-Nejad,et al.  A monotonic digitally controlled delay element , 2005, IEEE Journal of Solid-State Circuits.

[3]  Brian R. Gaines,et al.  Stochastic computing , 1967, AFIPS '67 (Spring).

[4]  Hiroshi Toshiyoshi,et al.  Improvement and Applications of Large-Area Flexible Electronics with Organic Transistors , 2014 .

[5]  John P. Hayes,et al.  Fast and accurate computation using stochastic circuits , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Sundeepkumar Agarwal,et al.  Energy-Efficient, High Performance Circuits for Arithmetic Units , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[7]  Vamsi Krishna Rongali,et al.  Design of Area Efficient High Speed Parallel Multiplier Using Low Power Technique on 0.18um technology , 2013 .

[8]  Amit Grover,et al.  Multipliers Using Low Power Adder Cells Using 180nm Technology , 2013, 2013 International Symposium on Computational and Business Intelligence.

[9]  M Prakash,et al.  Area Efficient Parallel Multipliers Using Pass Transistor Logic (PTL) , 2015 .

[10]  Huazhong Yang,et al.  Power optimized digitally programmable delay element , 2009 .

[11]  Ramdas Kumaresan,et al.  Binary multiplication with PN sequences , 1988, IEEE Trans. Acoust. Speech Signal Process..

[12]  John P. Hayes,et al.  Exploiting correlation in stochastic circuit design , 2013, 2013 IEEE 31st International Conference on Computer Design (ICCD).

[13]  T. Jayachandra Prasad,et al.  A New Design for Array Multiplier with Trade off in Power and Area , 2011, ArXiv.

[14]  John P. Hayes,et al.  On the Functions Realized by Stochastic Computing Circuits , 2015, ACM Great Lakes Symposium on VLSI.

[15]  Zhi-Wei Chen,et al.  Low-power multiplier design with row and column bypassing , 2009, 2009 IEEE International SOC Conference (SOCC).

[16]  N. N. Shah,et al.  Comparative analysis for hardware circuit architecture of Wallace tree multiplier , 2013, 2013 International Conference on Intelligent Systems and Signal Processing (ISSP).

[17]  Xin Li,et al.  An Architecture for Fault-Tolerant Computation with Stochastic Logic , 2011, IEEE Transactions on Computers.

[18]  John P. Hayes,et al.  Survey of Stochastic Computing , 2013, TECS.

[19]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[20]  Yasuhiro Takahashi,et al.  LSI implementation of a low-power 4×4-bit array two-phase clocked adiabatic static CMOS logic multiplier , 2012, Microelectron. J..

[21]  Tsuyoshi Iwagaki,et al.  Compact and accurate stochastic circuits with shared random number sources , 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD).