ABF-Based TSV Arrays With Improved Signal Integrity on 3-D IC/Interposers: Equivalent Models and Experiments

An Ajinomoto-Build-up-Film (ABF) material is proposed to manufacture through-silicon vias (TSVs) with better signal integrity and lower cost than that of conventional TSVs. The unique advantage of the ABF-based TSVs is that the isolation layer can be thicker than the conventional TSVs, and thus both the insertion loss and crosstalk of the ABF-based TSVs can be improved. An equivalent circuit model is given to predict the electrical behavior of the TSVs and to explain how ratio of the isolation layer's thickness to the radius affects the signal integrity. The concept is demonstrated both in frequency- and time-domain simulations. Finally, a test sample of nine-stack ABF-based TSVs is fabricated and assembled. The scanning electron microscope figure supports that the ABF-based TSVs have a thickness-to-radius ratio of 0.667, which is much higher than the conventional TSVs ratio of about 0.1. The measurements also support the simulated results from the equivalent circuit model.

[1]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[2]  M. Swaminathan,et al.  Electromagnetic Modeling of Through-Silicon Via (TSV) Interconnections Using Cylindrical Modal Basis Functions , 2010, IEEE Transactions on Advanced Packaging.

[3]  Zheng Xu,et al.  High-Speed Design and Broadband Modeling of Through-Strata-Vias (TSVs) in 3D Integration , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  W. Dehaene,et al.  Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs , 2010, IEEE Transactions on Electron Devices.

[5]  Junho Lee,et al.  High-Frequency Scalable Electrical Model and Analysis of a Through Silicon Via (TSV) , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[6]  Ruey-Beei Wu,et al.  Passive Equalizer Design for Through Silicon Vias With Perfect Compensation , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[7]  S. Yoon,et al.  High RF performance TSV silicon carrier for high frequency application , 2008, 2008 58th Electronic Components and Technology Conference.

[8]  S. R. Narasimhan,et al.  Modeling of Crosstalk in Through Silicon Vias , 2013, IEEE Transactions on Electromagnetic Compatibility.

[9]  Herbert Reichl,et al.  Closed‐form network representations of frequency‐dependent RLGC parameters , 2005, Int. J. Circuit Theory Appl..

[10]  Joungho Kim,et al.  High Frequency Electrical Model of Through Wafer Via for 3-D Stacked Chip Packaging , 2006, 2006 1st Electronic Systemintegration Technology Conference.

[11]  Joungho Kim,et al.  Through silicon via (TSV) equalizer , 2009, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems.

[12]  R. Suaya,et al.  Compact AC Modeling and Performance Analysis of Through-Silicon Vias in 3-D ICs , 2010, IEEE Transactions on Electron Devices.

[13]  P. Leduc,et al.  High frequency characterization and modeling of high density TSV in 3D integrated circuits , 2009, 2009 IEEE Workshop on Signal Propagation on Interconnects.

[14]  W. Lo,et al.  Reliability tests for a three dimensional chip stacking structure with through silicon via connections and low cost , 2008, 2008 58th Electronic Components and Technology Conference.

[15]  H. Reichl,et al.  Modeling and quantification of conventional and coax-TSVs for RF applications , 2009, 2009 European Microelectronics and Packaging Conference.

[16]  Joungho Kim,et al.  Slow wave and dielectric quasi-TEM modes of Metal-Insulator-Semiconductor (MIS) structure Through Silicon Via (TSV) in signal propagation and power delivery in 3D chip package , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[17]  Ankur Jain,et al.  Electrical modeling and characterization of through-silicon vias (TSVs) for 3-D integrated circuits , 2008, Microelectron. J..

[18]  Wei-Chung Lo,et al.  An innovative chip-to-wafer and wafer-to-wafer stacking , 2006, 56th Electronic Components and Technology Conference 2006.