Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors

We have designed and fabricated double-gate ambipolar field-effect transistors, which exhibit p-type and n-type characteristics by controlling the polarity of the second gate. In this work, we present an approach for designing an efficient regular layout, called Sea-of-Tiles (SoTs). First, we address gate-level routing congestion by proposing compact layout techniques and novel symbolic-layout styles. Second, we design four logic tiles, which form the basic building block of the SoT fabric. We run extensive comparisons of mapping standard benchmarks on the SoT. Our study shows that SoT with TileG2 and TileG1h2, on an average, outperforms the one with TileG1 and TileG3 by 16% and 10% in area utilization, respectively.

[1]  Giovanni De Micheli,et al.  Synthesis of regular computational fabrics with ambipolar CNTFET technology , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[2]  Giovanni De Micheli,et al.  Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[3]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[4]  Malgorzata Marek-Sadowska,et al.  Designing via-configurable logic blocks for regular fabric , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Yusuf Leblebici,et al.  Programmable logic circuits based on ambipolar CNFET , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[6]  Yu-Chin Hsu,et al.  A fast transistor-chaining algorithm for CMOS cell layout , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Takao Uehara,et al.  Optimal Layout of CMOS Functional Arrays , 1978, 16th Design Automation Conference.

[8]  Ian O'Connor,et al.  Ultra-fine grain reconfigurability using CNTFETs , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[9]  J. Knoch,et al.  High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.

[10]  Kartik Mohanram,et al.  Universal logic modules based on double-gate carbon nanotube transistors , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[11]  Brian Taylor,et al.  Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[12]  Mansun Chan,et al.  A New Approach to Fabricate Vertically Stacked Single-Crystalline Silicon Nanowires , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[13]  Tejas Jhaveri,et al.  Maximization of layout printability/manufacturability by extreme layout regularity , 2006, SPIE Advanced Lithography.

[14]  Malgorzata Marek-Sadowska,et al.  Transistor-level layout of high-density regular circuits , 2009, ISPD '09.

[15]  Giovanni DeMicheli,et al.  Fabrication and characterization of vertically stacked Gate-All-Around Si Nanowire FET arrays , 2009, 2009 Proceedings of the European Solid State Device Research Conference.

[16]  J. Kavalieros,et al.  High performance fully-depleted tri-gate CMOS transistors , 2003, IEEE Electron Device Letters.

[17]  B. Ryu,et al.  High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..