Double-Data-Rate Computation as a Countermeasure against Fault Analysis

Differential Fault Analysis (DFA) is one of the most powerful techniques to attack cryptosystems. Several countermeasures have been proposed, which are based either on information or temporal redundancy. In this work, we propose a novel approach based on a Double-Data-Rate (DDR) computation template. A few sample architectures have been implemented: they are compared to other existing architectures and countermeasures, and a thorough dependability analysis is given.

[1]  Régis Leveugle,et al.  A Novel Double-Data-Rate AES Architecture Resistant against Fault Injection , 2007, Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC 2007).

[2]  L.J. Sigal,et al.  Concurrent off-phase built-in self-test of dormant logic , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[3]  Jean-Jacques Quisquater,et al.  How can we overcome both side channel analysis and fault attacks on RSA-CRT? , 2007 .

[4]  Patrick Schaumont,et al.  Design and performance testing of a 2.29-GB/s Rijndael processor , 2003, IEEE J. Solid State Circuits.

[5]  Ramesh Karri,et al.  Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Régis Leveugle,et al.  A Flexible SoPC-based Fault Injection Environment , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.

[7]  Ramesh Karri,et al.  Idle cycles based concurrent error detection of RC6 encryption, [FPGAs] , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[8]  S. Yang,et al.  AES-Based Security Coprocessor IC in 0.18-$muhbox m$CMOS With Resistance to Differential Power Analysis Side-Channel Attacks , 2006, IEEE Journal of Solid-State Circuits.

[9]  Ingrid Verbauwhede,et al.  Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors , 2006, IEEE Transactions on Computers.

[10]  Assia Tria,et al.  Experimental evaluation of protections against laser-induced faults and consequences on fault modeling , 2007 .

[11]  Mark G. Karpovsky,et al.  Robust protection against fault-injection attacks on smart cards implementing the advanced encryption standard , 2004, International Conference on Dependable Systems and Networks, 2004.

[12]  Sandra Dominikus,et al.  Efficient AES Implementations on ASICs and FPGAs , 2004, AES Conference.

[13]  Alex Yakovlev,et al.  High-security asynchronous circuit implementation of AES , 2006 .

[14]  Eli Biham,et al.  Differential Cryptanalysis of the Data Encryption Standard , 1993, Springer New York.

[15]  Mark G. Karpovsky,et al.  Differential Fault Analysis Attack Resistant Architectures for the Advanced Encryption Standard , 2004, CARDIS.

[16]  Debdeep Mukhopadhyay,et al.  An Area Optimized Reconfigurable Encryptor for AES-Rijndael , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[17]  Marc Joye,et al.  Elliptic Curve Cryptosystems in the Presence of Permanent and Transient Faults , 2005, Des. Codes Cryptogr..

[18]  Junko Takahashi,et al.  DFA Mechanism on the AES Key Schedule , 2007 .

[19]  Arash Reyhani-Masoleh,et al.  Parity-Based Fault Detection Architecture of S-box for Advanced Encryption Standard , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[20]  Amir Moradi,et al.  A Generalized Method of Differential Fault Attack Against AES Cryptosystem , 2006, CHES.

[21]  Vincent Rijmen,et al.  AES implementation on a grain of sand , 2005 .

[22]  Elena Trichina,et al.  Secure AES Hardware Module for Resource Constrained Devices , 2004, ESAS.

[23]  Bing-Fei Wu,et al.  Simple error detection methods for hardware implementation of Advanced Encryption Standard , 2006, IEEE Transactions on Computers.

[24]  Akashi Satoh,et al.  A Compact Rijndael Hardware Architecture with S-Box Optimization , 2001, ASIACRYPT.

[25]  Régis Leveugle,et al.  Evaluation of Register-Level Protection Techniques for the Advanced Encryption Standard by Multi-Level Fault Injections , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[26]  Jean-Jacques Quisquater,et al.  A Differential Fault Attack Technique against SPN Structures, with Application to the AES and KHAZAD , 2003, CHES.

[27]  Israel Koren,et al.  Incorporating error detection and online reconfiguration into a regular architecture for the advanced encryption standard , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[28]  Ramesh Karri,et al.  Parity-Based Concurrent Error Detection of Substitution-Permutation Network Block Ciphers , 2003, CHES.