Enhancing MEMS design using statistical process information

Micro electro-mechanical systems (MEMS) and devices are taking an increasingly active role in products ranging from automotive airbag sensors to micromirrors used in projectors. Even with the increasing use of MEMS devices, they are still largely overshadowed by their VLSI cousins. MEMS designers typically use VLSI-tuned processes to develop and even produce MEMS devices. This practice leads to a number of manufacturing tolerance related issues because the design rules used for VLSI are not always appropriate for MEMS devices. Both VLSI and MEMS devices are susceptible to mechanical variation but they have different trade-offs between dimensional control and performance. This thesis focuses on identifying and developing a methodology to tune MEMS devices to be robust to process variation and hence increase manufacturability. This goal is addressed on two fronts. First, a flexible, object oriented, process representation called the Semiconductor Process Representation (SPR) has been implemented which provides process and device designers a single representation to share fabrication process information. The use of views enables each user to see the data in a domain-specific fashion. A prototype editor has been developed to browse and modify the SPR data structure, with particular emphasis here on process variation information. SPR provides a single unified data model for design, simulation, and fabrication of MEMS and VLSI devices. Next, a methodology has been developed which reduces the sensitivity of devices to process variation. The sensitivity of minimum geometry structures to process variation has been identified as a key starting point for device enhancement. By identifying and optimizing critical geometries, a device can be efficiently optimized to be much more robust to geometric process variation. A parameterized resonator synthesis tool has been enhanced to include and test these geometric optimizations. Finally, a complete distributed system including an SPR server, editor and resonator synthesis tool has been demonstrated. This prototype system enables designers to create and fabricate robust devices based on actual process statistics. Thesis Supervisor: Duane S. Boning Title: Associate Professor of Electrical Engineering and Computer Science. Thesis Supervisor: Donald E. Troxel Title: Professor of Electrical Engineering and Computer Science.

[1]  Challenges in dry etching: uniformity, selectivity, pattern dependencies, damage, and cleaning , 1994 .

[2]  S. Wolf,et al.  Silicon Processing for the VLSI Era , 1986 .

[3]  Israel Koren,et al.  Layer assignment for yield enhancement , 1995, Proceedings of International Workshop on Defect and Fault Tolerance in VLSI.

[4]  Duane S. Boning Semiconductor process design: representations, tools, and methodologies , 1991 .

[5]  Alistair I. Mees,et al.  Convergence of an annealing algorithm , 1986, Math. Program..

[6]  M. A. Styblinski,et al.  Yield and variability optimization of integrated circuits , 1995 .

[7]  Tamal Mukherjee,et al.  Optimization-based synthesis of microresonators , 1998 .

[8]  N. D. Rooij,et al.  Very high Q-factor resonators in monocrystalline silicon , 1990 .

[9]  Tamal Mukherjee,et al.  Automated optimal synthesis of microresonators , 1997, Proceedings of International Solid State Sensors and Actuators Conference (Transducers '97).

[10]  H. Ossher,et al.  Fable: A programming-language solution to IC process automation problems , 1983, SIGPLAN '83.

[11]  Andrew B. Kahng,et al.  Filling algorithms and analyses for layout density control , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  H. Fujita,et al.  Microactuators and micromachines , 1998, Proc. IEEE.

[13]  A. A. Ilumoka Optimal transistor sizing for CMOS VLSI circuits using modular artificial neural networks , 1997, Proceedings The Twenty-Ninth Southeastern Symposium on System Theory.

[14]  N. Metropolis,et al.  Equation of State Calculations by Fast Computing Machines , 1953, Resonance.

[15]  Jan E. Vandemeer Nodal Design of Actuators and Sensors (NODAS) , 1998 .

[16]  J. A. López del Val,et al.  Principal Components Analysis , 2018, Applied Univariate, Bivariate, and Multivariate Statistics Using Python.

[17]  Wojciech Maly,et al.  Statistical approach to VLSI , 1994 .

[18]  Duane S. Boning,et al.  CAFE-the MIT computer aided fabrication environment , 1990, Ninth IEEE/CHMT International Symposium on Electronic Manufacturing Technology,Competitive Manufacturing for the Next Decade.

[19]  Carlos H. Mastrangelo,et al.  Mistic 1.1: A Process Compiler for Micromachined Devices , 1995, Proceedings of the International Solid-State Sensors and Actuators Conference - TRANSDUCERS '95.

[20]  Evren R. Unver Implementation of a design rule checker for silicon wafer fabrication , 1994 .

[21]  William C. Tang,et al.  Electrostatic-comb drive of lateral polysilicon resonators , 1990 .

[22]  G. K. Ananthasuresh,et al.  On an optimal property of compliant topologies , 2000 .

[23]  A. Y. Wong,et al.  Micro yield modeling for IC processes , 1995, 1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings.

[24]  Duane S. Boning,et al.  Analysis and decomposition of spatial variation in integrated circuit processes and devices , 1997 .

[25]  John Stewart Wenstrand,et al.  An object-oriented model for specification, simulation, and design of semiconductor fabrication processes , 1991 .

[26]  Pinaki Mazumder,et al.  A novel built-in self-repair approach to VLSI memory yield enhancement , 1990, Proceedings. International Test Conference 1990.

[27]  Gary K. Fedder,et al.  Design and Simulation of A CMOS-MEMS Accelerometer , 1998 .

[28]  John Choma,et al.  Mixed-mode PISCES-SPICE coupled circuit and device solver , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  W Steckelmacher VLSI Fabrication principles: Silicon and gallium arsenide , 1995 .

[30]  Simone Orcioni,et al.  Parametric yield optimisation of MOS VLSI circuits based on simulated annealing and its parallel implementation , 1994 .

[31]  Wojciech Maly,et al.  VLSI Design for Manufacturing: Yield Enhancement , 1989 .

[32]  Michael A. Saunders,et al.  User''s guide for NPSOL (Ver-sion 4.0): A FORTRAN package for nonlinear programming , 1984 .

[33]  R. Haftka,et al.  Structural shape optimization — a survey , 1986 .

[34]  N. V. Banichuk,et al.  Optimization of elastic bars in torsion , 1976 .

[35]  W. Gutkowski,et al.  Discrete structural optimization: design problems and exact solution methods , 1997 .

[36]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .