A CMOS square-law vector summation circuit

A CMOS vector summation circuit using the square-law characteristics of MOS transistors in the saturation region is presented. Simulation and experimental results are given to verify the theoretical analyzes. Second-order effects such as mobility reduction and transistor mismatch are also investigated. The proposed circuits are expected to be useful in analog signal-processing applications.

[1]  Willy Sansen,et al.  Class AB CMOS amplifiers with high efficiency , 1990 .

[2]  Shen-Iuan Liu,et al.  CMOS four-quadrant multiplier using bias offset crosscoupled pairs , 1993 .

[3]  R.F. Wassenaar,et al.  A wide-band technique for vector summation and RMS-DC conversion , 1984, IEEE Journal of Solid-State Circuits.

[4]  J.S. Pena-Finol,et al.  A MOS four-quadrant analog multiplier using the quarter-square technique , 1987 .

[5]  Mohammed Ismail,et al.  A CMOS square-law programmable floating resistor independent of the threshold voltage , 1992 .

[6]  A. Murray,et al.  Programmable analogue VLSI for radial basis function networks , 1993 .

[7]  Eric A. Vittoz,et al.  CMOS selfbiased Euclidean distance computing circuit with high dynamic range , 1992 .

[8]  Randall L. Geiger,et al.  VLSI Design Techniques for Analog and Digital Circuits , 1989 .

[9]  Ho-Jun Song,et al.  An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers , 1990 .

[10]  K. Bult,et al.  A CMOS Four-Quadrant Analog Multiplier , 1986 .

[11]  K. Bult,et al.  A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation , 1987 .

[12]  Z. Wang,et al.  Automatic V/sub T/ extractors based on an n*n/sup 2/ MOS transistor array and their application , 1992 .

[13]  Terri S. Fiez,et al.  Analog VLSI : signal and information processing , 1994 .

[14]  E. Seevinck,et al.  A versatile CMOS linear transconductor/square-law function , 1987 .