Moore’s Law for Packaging to Replace Moore’s Law for ICS

This article proposes Moore’s Law for Packaging to replace Moore’s Law for ICs, as this is seen as coming to an end. Moore’s Law for ICs is about scaling transistors to ever smaller sizes, from node to node and interconnecting and integrating these to result in more transistors in smaller chips at lower cost from 300 mm wafers. As transistor scaling and integration comes to an end due to physical, material and electrical limitations, Moore’s Law for Packaging (MLP) can be viewed as interconnecting and integrating smaller chips with the highest transistor density with the highest performance at the lowest cost. Package or system scaling is proposed to be one and the same as the end goal of packaging is a system. Just as Moore’s Law has two components: number of transistors and cost of each transistor, Moore’s Law for Packaging is proposed to have two components as well: the number of interconnections or I/Os and the cost of each I/O. This article lays the ground work for Moore’s Law for Packaging by showing how I/Os have evolved from one package family node to the next, starting with <16 I/Os in 1960s to the current silicon interposers with about 200,000 I/Os. It proposes a variety of ways to extend Moore’s Law such as extending Si interposers and beyond, using glass in panel embedding. As Moore’s Law for Electronic Packaging comes to its own end, this article proposes 3D opto-electronic packaging as the next Moore’s Law for Packaging.

[1]  R. Keyes.  Physical limits of silicon transistors and circuits , 2005 .

[2]  R. Tummala.  Ceramic and Glass‐Ceramic Packaging in the 1990s , 1991 .

[3]  D. Powell,et al.  Laminate/HDI Die Carriers , 2001 .

[4]  R. Hagen,et al.  Embedded Wafer Level Ball Grid Array (eWLB) , 2008, 2008 10th Electronics Packaging Technology Conference.

[5]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[6]  Mohan Nagar,et al.  3D SiP with Organic Interposer for ASIC and Memory Integration , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[7]  Mark I Malterud.  Pushing it to the limits. , 2016, General dentistry.

[8]  Hyunho Shin,et al.  Calcium Zinc Borosilicate Glass with High Thermal Expansion Coefficient for LTCC Applications , 2008 .

[10]  Rao Tummala,et al.  Ceramic and Glass‐Ceramic Packaging in the 1990s , 1991 .

[11]  R. Mahajan,et al.  Embedded Multi-die Interconnect Bridge (EMIB) -- A High Density, High Bandwidth Packaging Interconnect , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[12]  Paul A. Totta,et al.  History of Flip Chip and Area Array Technology , 2001 .

[13]  T. Meyer,et al.  Embedded wafer level ball grid array (eWLB) , 2006, 2006 8th Electronics Packaging Technology Conference.

[14]  Torsten Werner,et al.  Fundamentals Of Microsystems Packaging , 2016 .

[15]  Reza Ghaffarian,et al.  Book of Knowledge (BOK) for NASA Electronic Packaging Roadmap , 2015 .

[16]  K. Oi,et al.  Development of new 2.5D package with novel integrated organic interposer substrate with ultra-fine wiring and high density bumps , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[17]  David A. Hounshell,et al.  Science and research policy at the end of Moore’s law , 2018, Nature Electronics.

[18]  Suresh Ramalingam.  3D-ICs: Advances in the Industry , 2014 .

[19]  L. Rebenklau,et al.  Fabrication of Smallest Vias in LTCC Tape , 2006, 2006 1st Electronic Systemintegration Technology Conference.

[20]  C. Modes,et al.  Design of LTCC with High Thermal Expansion , 2009 .

[21]  Chewn-Pu Jou,et al.  High-performance integrated fan-out wafer level packaging (InFO-WLP): Technology and system integration , 2012, 2012 International Electron Devices Meeting.

[22]  Waldemar Nawrocki.  Physical limits for scaling of integrated circuits , 2010 .

[23]  Chang-Chi Lee,et al.  An Overview of the Development of a GPU with Integrated HBM on Silicon Interposer , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).