A full-integrated LVDS transceiver in 0.5µm CMOS technology

The paper presents the design and implementation of input/output interface circuits, fully compatible with low-voltage differential signal (LVDS) standard. Due to the low voltage differential transmission technique, the low power consumption and high transmission speed are achieved at the same time. The transmitter is implemented by a closed-loop control circuit and an internal bandgap voltage reference, the receiver is implemented by means of a dual-gain stage folded cascode architecture. The transceiver is fabricated in 3.3v and 5v compatibly, 0.5μm CMOS technology. The maximum transmission speed is up to 800Mbps and quiescent current is only 5mA.

[1]  Da-Gang Fang,et al.  The performance improvement of via structure in LVDS by optimizing partial widths of the traces , 2004, ICMMT 4th International Conference on, Proceedings Microwave and Millimeter Wave Technology, 2004..

[2]  A. Boni,et al.  LVDS I/O interface for Gb/s-per-pin operation in 0.35-/spl mu/m CMOS , 2001 .

[3]  J. Silva-Martinez,et al.  Low-voltage low-power LVDS drivers , 2005, IEEE Journal of Solid-State Circuits.

[4]  Jih-Fon Huang,et al.  1.0 Gbps LVDS transceiver design for LCD panels , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[5]  Hwang-Cherng Chow,et al.  Low power LVDS circuit for serial data communications , 2005, 2005 International Symposium on Intelligent Signal Processing and Communication Systems.

[6]  Hung-Wen Lu,et al.  A 5Gbps CMOS LVDS transmitter with multi-phase tree type multiplexer , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[7]  A. Boni,et al.  LVDS I/O interface for Gb/s-per-pin operation in 0.35-μ/m CMOS , 2001, IEEE J. Solid State Circuits.