Relay Transmission Thruchip Interface with Low-Skew 3D Clock Distribution Network

This paper presents an inductive coupling interface using a relay transmission scheme and a low-skew 3D clock distribution network synchronized with an external reference clock source for 3D chip stacking. A relayed transmission scheme using one coil is proposed to reduce the number of coils in a data link. Coupled resonation is utilized for clock and data recovery (CDR) for the first time in the world, resulting in the elimination of a source-synchronous clock link. As a result, the total number of coils required is reduced to one-fifth of the conventional number required, yielding a significant improvement in data rate, layout area, and energy consumption. A low-skew 3D clock distribution network utilizes vertically coupled LC oscillators and horizontally coupled ring oscillators. The proposed frequency-locking and phase-pulling scheme widens the lock range to ±10%. Two test chips were designed and fabricated in 0.18 μm CMOS. The bandwidth of the proposed interface using relay transmission ThruChip Interface (TCI) is 2.7 Gb/s/mm2; energy consumption per chip is 0.9 pJ/b/chip. Clock skew is less than 18and 25ps under a 1.8and 0.9V supply. The distributed RMS jitter is smaller than 1.72 ps. key words: TCI, Coupled-resonator, 3-D Integration, 3-D clock distribution, CDR

[1]  Andrea Mazzanti,et al.  A 1.8-GHz injection-locked quadrature CMOS VCO with low phase noise and high phase accuracy , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Tadahiro Kuroda,et al.  3D clock distribution using vertically/horizontally-coupled resonators , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  T. Sakurai,et al.  A 195-gb/s 1.2-W inductive inter-chip wireless superconnect with transmit power control scheme for 3-D-stacked system in a package , 2006, IEEE Journal of Solid-State Circuits.

[4]  Jongsun Kim,et al.  Design of an Interconnect Architecture and Signaling Technology for Parallelism in Communication , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Tadahiro Kuroda,et al.  A 2.7Gb/s/mm2 0.9pJ/b/chip 1coil/channel ThruChip interface with coupled-resonator-based CDR for NAND Flash memory stacking , 2011, 2011 IEEE International Solid-State Circuits Conference.

[6]  G.E. Moore,et al.  No exponential is forever: but "Forever" can be delayed! [semiconductor industry] , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  T. Sakurai,et al.  A High-Speed Inductive-Coupling Link With Burst Transmission , 2009, IEEE Journal of Solid-State Circuits.

[8]  Tadahiro Kuroda,et al.  An 8Tb/s 1pJ/b 0.8mm2/Tb/s QDR inductive-coupling interface between 65nm CMOS GPU and 0.1µm DRAM , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[9]  H. Mizuno,et al.  A noise-immune GHz-clock distribution scheme using synchronous distributed oscillators , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[10]  Eby G. Friedman,et al.  Clock distribution networks for 3-D ictegrated Circuits , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[11]  R. Adler.  A Study of Locking Phenomena in Oscillators , 1946, Proceedings of the IRE.

[12]  Tadahiro Kuroda,et al.  A 2Gb/s 1.8pJ/b/chip inductive-coupling through-chip bus for 128-Die NAND-Flash memory stacking , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[13]  K.L. Shepard,et al.  Distributed Differential Oscillators for Global Clock Networks , 2006, IEEE Journal of Solid-State Circuits.

[14]  S. Nassif,et al.  Delay variability: sources, impacts and trends , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).