Key design techniques of a 40 ns 16 Kbit embedded EEPROM memory

A 2K/spl times/8 bit EEPROM memory, which operates with a single 3.3 V power supply based on SMIC 0.35 /spl mu/m EEPROM process, has been developed. Several key design techniques are summarized. An improved read out circuit that consists of SA (sense amplifier), bit line decoding and an optimized logic circuit to minimize the read access time, is described particularly, as well as the approaches to optimize the program operation and to generate on-chip high voltage. A 40 ns typical read access time and 2 ms page programming time are achieved. The active and standby currents are 10 mA and 100 /spl mu/A respectively.

[1]  Jean Michel Daga,et al.  A 40 ns random access time low voltage 2Mbits EEPROM memory for embedded applications , 2003, Records of the 2003 International Workshop on Memory Technology, Design and Testing.

[2]  Y. J. Park,et al.  A new charge pump without degradation in threshold voltage due to body effect [memory applications] , 2000, IEEE Journal of Solid-State Circuits.

[3]  E.M. Lucero,et al.  A 16 kbit smart 5 V-only EEPROM with redundancy , 1983, IEEE Journal of Solid-State Circuits.

[4]  Yiorgos Tsiatouhas,et al.  Comparative study of different current mode sense amplifiers in submicron CMOS technology , 2002 .

[5]  Amy Hsiu-Fen Chou,et al.  Flash Memories , 2000, The VLSI Handbook.

[6]  P. Suciu,et al.  A 64K EEPROM with extended temperature and page mode operation , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  J.M. Portal,et al.  Analyzing bridging faults impact on EEPROM cell array , 2001, IEEE European Test Workshop, 2001..

[8]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[9]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .