A Programmable Logic Approach for VLSI

This paper explores the use of a proposed programmable storage/logic array (SLA) chip as a general purpose universal logic element for digital computers. The SLA is compared to other programmable logic arrays in implementation and utilization, showing how it permits construction of complete digital subsystems on one chip without sacrifice in programmability. When compared with other contending very large-scale integrated technology (VLSI) approaches, such as microprogrammed processors and gate arrays, the SLA offers an attractive combination of cost, performance, and ease of implementation.

[1]  Joseph C. L. Logue,et al.  Hardware Implementation of a Small System in Programmable Logic Arrays , 1975, IBM J. Res. Dev..

[2]  D.L. Greer An associative logic matrix , 1976, IEEE Journal of Solid-State Circuits.

[3]  Leon I. Maissel,et al.  An Introduction to Array Logic , 1975, IBM J. Res. Dev..