A 13-ENOB, 5 MHz BW, 3.16 mW multi-bit continuous-time ΔΣ ADC in 28 nm CMOS with excess-loop-delay compensation embedded in SAR quantizer

A 13-ENOB, 5 MHz BW, 3.16 mW 3-bit continuous-time ΔΣ ADC sampling at 432 MHz is presented. For power efficiency, this design utilizes a hybrid feedback feed-forward loop topology with SAR quantizer, feed-forward compensated amplifiers, and push-pull DACs. Further power efficiency is gained by performing excess-loop-delay compensation (ELDC) using the SAR quantizer SC-DAC, which reduces power overhead from ELDC to a negligible level. A 94 dB SFDR is achieved through feedback-DAC calibration. The 0.066 mm2 design is fabricated in 28 nm CMOS and achieves FoMs of 36.4 fJ/step and 175.9 dB.

[1]  Yung-Yu Lin,et al.  A 1.2V 2MHz BW 0.084mm2 CT ΔΣ ADC with −97.7dBc THD and 80dB DR using low-latency DEM , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Shanthi Pavan,et al.  29.1 A 5mW CT ΔΣ ADC with embedded 2nd-order active filter and VGA achieving 82dB DR in 2MHz BW , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[3]  José B. Silva,et al.  A 2.8 mW ΔΣ ADC with 83 dB DR and 1.92 MHz BW using FIR outer feedback and TIA-based integrator , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[4]  Franco Maloberti.  Data Converters , 2007 .

[5]  Gabor C. Temes,et al.  Digitally corrected multi-bit Sigma Delta data converters , 1989, IEEE International Symposium on Circuits and Systems,.

[6]  Ping Chen,et al.  A 28fJ/conv-step CT ΔΣ modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  T. Cataltepe,et al.  DIGITALLY CORRECTED MULTI-BIT Z A DATA CONVERTERS , 1989 .