On diagnosis of multiple faults using compacted responses

With the exponential growth in the number of transistors, not only test data volume and test application time may increase, but also multiple faults may exist in one chip. Test compaction has been a de-facto design-for-testability technique to reduce the test cost. However, the compacted test responses make multiple-fault diagnosis rather difficult. When there is no space compactor, the most likely suspect fault is considered producing the failing responses most similar to the failing responses observed from the automatic test equipment. But when compactor exists, those suspect faults may no longer have the same high possibility of being the actual faults. To address this problem, we introduce a novel metric explanation necessity. By using both of the new metric and the traditional metric explanation capability, we evaluate the possibility of a suspect fault to be the actual fault. For ISCAS'89 and ITC'99 benchmark circuits equipped with extreme space compactors, experimental results show that 98.8% of the top-ranked suspect faults hit the actual faults, outperforming a previous work by 11.3%.

[1]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .

[2]  Sudhakar M. Reddy,et al.  Convolutional compaction of test responses , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[3]  Yu Hu,et al.  Diagnosis of multiple arbitrary faults with mask and reinforcement effect , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[4]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[5]  R. D. Blanton,et al.  Multiple defect diagnosis using no assumptions on failing pattern characteristics , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[6]  Irith Pomeranz,et al.  A Same/Different Fault Dictionary: An Extended Pass/Fail Fault Dictionary with Improved Diagnostic Resolution , 2008, 2008 Design, Automation and Test in Europe.

[7]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low-cost manufacturing , 2003, IEEE Design & Test of Computers.

[8]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique for test cost reduction , 2002, Proceedings. International Test Conference.

[9]  R. D. Blanton,et al.  A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior , 2006, 2006 IEEE International Test Conference.

[10]  Irith Pomeranz,et al.  Same/different fault dictionary: an extended pass/fail fault dictionary with improved diagnostic resolution , 2009, IET Comput. Digit. Tech..

[11]  Hans-Joachim Wunderlich,et al.  A diagnosis algorithm for extreme space compaction , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[12]  P. Gargini,et al.  The International Technology Roadmap for Semiconductors (ITRS): "Past, present and future" , 2000, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuits Symposium. 22nd Annual Technical Digest 2000. (Cat. No.00CH37084).

[13]  Yu Huang,et al.  Deterministic Diagnostic Pattern Generation (DDPG) for Compound Defects , 2008, 2008 IEEE International Test Conference.

[14]  Tracy Larrabee,et al.  Multiplets, models, and the search for meaning: improving per-test fault diagnosis , 2002, Proceedings. International Test Conference.

[15]  Janusz Rajski,et al.  Compactor independent direct diagnosis , 2004, 13th Asian Test Symposium.

[16]  Leendert M. Huisman Diagnosing arbitrary defects in logic designs using single location at a time (SLAT) , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  R. D. Blanton,et al.  An Effective and Flexible Multiple Defect Diagnosis Methodology Using Error Propagation Analysis , 2008, 2008 IEEE International Test Conference.

[18]  Robert C. Aitken Modeling the Unmodelable: Algorithmic Fault Diagnosis , 1997, IEEE Des. Test Comput..

[19]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[20]  Srikanth Venkataraman,et al.  POIROT: a logic fault diagnosis tool and its applications , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[21]  Friedrich Hapke,et al.  Fault detection and diagnosis with parity trees for space compaction of test responses , 2006, 2006 43rd ACM/IEEE Design Automation Conference.