Silicon-Proven, Per-Cell Retention Time Distribution Model for Gain-Cell Based eDRAMs

Gain-cell embedded DRAM (GC-eDRAM) is an interesting alternative to SRAM for reasons such as high density, low bitcell leakage, logic compatibility, and suitability for 2-port memories. The major drawbacks of GC-eDRAMs are their limited data retention times (RTs) and the large spread of RT across an array, which degrade energy-efficiency due to refresh cycles. While the array refresh rate can be determined according to circuit simulation or post-manufacturing calibration, there is a lack of analytical and statistical RT models for GC-eDRAM that could unveil the limiters and circuit parameters that lead to the large observed RT spreads. In this work, we derive the first comprehensive analytical model for the statistical distribution of the per-cell retention time of 2T-bitcell GC-eDRAMs, which is found to follow a log-normal distribution. The accuracy of the proposed retention time model is verified by extensive Monte Carlo and worst case distance circuit simulations and silicon measurements of an 0.18 μ test chip. Furthermore, a sensitivity analysis unveils the circuit parameters that have the highest impact on the RT spread. Interestingly, the variability of the threshold voltage of the write access transistor has a much higher impact on the RT spread than the variability of any other circuit parameter, including the storage node capacitor. This holds true under process scaling, for nodes as advanced as 28 nm, as shown through simulation. The insights gained from the retention time model help circuit designers achieve better GC-eDRAMs with longer RTs and sharper RT distributions. In addition, the herein presented model can be used as a basis to study the reliability/energy trade-off for GC-eDRAM usage in fault-tolerant VLSI systems.

[1]  Chris H. Kim,et al.  A 2T1C Embedded DRAM Macro With No Boosted Supplies Featuring a 7T SRAM Based Repair and a Cell Storage Monitor , 2012, IEEE Journal of Solid-State Circuits.

[2]  Alexander Fish,et al.  Impact of body biasing on the retention time of gain-cell memories , 2013 .

[3]  Eitan N. Shauly,et al.  CMOS Leakage and Power Reduction in Transistors and Circuits: Process and Layout Considerations , 2012 .

[4]  Christoph Roth,et al.  On the exploitation of the inherent error resilience of wireless systems under unreliable silicon , 2012, DAC Design Automation Conference 2012.

[5]  Wei Wu,et al.  Reducing cache power with low-cost, multi-bit error-correcting codes , 2010, ISCA.

[6]  Dennis K. J. Lin,et al.  Generating alias relationships for two-level Plackett and Burman designs , 1993 .

[7]  Andreas Peter Burg,et al.  Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Chris H. Kim,et al.  A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches , 2011, IEEE Journal of Solid-State Circuits.

[9]  A. Burg,et al.  A sub-VT 2T gain-cell memory for biomedical applications , 2012, 2012 IEEE Subthreshold Microelectronics Conference (SubVT).

[10]  Bruce Jacob,et al.  Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM , 2013, 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA).

[11]  David Blaauw,et al.  A 1.6-mm2 38-mW 1.5-Gb/s LDPC decoder enabled by refresh-free embedded DRAM , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[12]  Andreas Peter Burg,et al.  Energy versus data integrity trade-offs in embedded high-density logic compatible dynamic memories , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Kiat Seng Yeo,et al.  Retention time characterization and optimization of logic-compatible embedded DRAM cells , 2012, 2012 4th Asia Symposium on Quality Electronic Design (ASQED).

[14]  Amine Bermak,et al.  A Compact Digital Pixel Sensor (DPS) Using 2T-DRAM , 2011 .

[15]  Andreas Peter Burg,et al.  Replica Technique for Adaptive Refresh Timing of Gain-Cell-Embedded DRAM , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  A. Burg,et al.  Review and classification of gain cell eDRAM implementations , 2012, 2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel.

[17]  Chris H. Kim,et al.  Variation aware performance analysis of gain cell embedded DRAMs , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).

[18]  Swaroop Ghosh,et al.  Modeling of Retention Time for High-Speed Embedded Dynamic Random Access Memories , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Yibin Ye,et al.  2 GHz 2 Mb 2T Gain Cell Memory Macro With 128 GBytes/sec Bandwidth in a 65 nm Logic Process Technology , 2009, IEEE Journal of Solid-State Circuits.

[20]  D. Burmaster,et al.  Using lognormal distributions and lognormal probability plots in probabilistic risk assessments , 1997 .

[21]  Kuan Cheng,et al.  A logic 2T gain cell eDRAM with enhanced retention and fast write scheme , 2012, 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology.

[22]  Danil Sokolov,et al.  Design of Processors with Reconfigurable Microarchitecture , 2014 .

[23]  Alexander Fish,et al.  Exploration of Sub-VT and Near-VT 2T Gain-Cell Memories for Ultra-Low Power Applications under Technology Scaling , 2013 .

[24]  Chris H. Kim,et al.  A 667 MHz Logic-Compatible Embedded DRAM Featuring an Asymmetric 2T Gain Cell for High Speed On-Die Caches , 2012, IEEE Journal of Solid-State Circuits.

[25]  A.N. Chandorkar,et al.  A Novel Approach to Link Process Parameters to BSIM Model Parameters , 2009, IEEE Transactions on Semiconductor Manufacturing.

[26]  Hiroshi Iwai,et al.  Computationally efficient methodology for statistical characterization and yield estimation due to inter- and intra-die process variations , 2013, Fifth Asia Symposium on Quality Electronic Design (ASQED 2013).