Modeling of the substrate coupling path for direct power injection in integrated circuits
暂无分享,去创建一个
[1] E. Sicard,et al. Characterization and modeling of parasitic emission in deep submicron CMOS , 2005, IEEE Transactions on Electromagnetic Compatibility.
[2] G. Torelli,et al. Model and verification of triple-well shielding on substrate noise in mixed-signal CMOS ICs , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).
[3] H. Wabuka,et al. LSI immunity test method by direct GND pin injection , 2003, 2003 IEEE Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.03CH37446).
[4] R. Perdriau,et al. A Direct Power Injection Model for Immunity Prediction in Integrated Circuits , 2008, IEEE Transactions on Electromagnetic Compatibility.
[5] Rao Tummala,et al. A novel integrated decoupling capacitor for MCM-L technology , 1996, 1996 Proceedings 46th Electronic Components and Technology Conference.
[6] R. Perdriau,et al. Efficiency of Embedded On-Chip EMI Protections to Continuous Harmonic and Fast Transient Pulses with Respect to Substrate Injection , 2007, 2007 IEEE International Symposium on Electromagnetic Compatibility.
[7] Electrical model for power losses in direct power injection , 2007 .
[8] Manoj Sachdev,et al. An overview of substrate noise reduction techniques , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).