A new method on designing and simulating CNTFET_based ternary gates and arithmetic circuits

This paper presents a new design of three-valued logic gates on the basis of carbon nanotube transistors. Next, the proposed circuit is compared with the existing models of circuits. The simulation results, using HSPICE indicate that the proposed model outperform the existing models in terms of power and delay. Moreover, using load-transistor results in 48.23% reductions in terms of power-delay-product (PDP) compared with the best model ever observed. Furthermore, the implementation of ternary arithmetic circuits such as half adder and multiplier using load-transistor has been investigated. An added common term between Sum and Carry output in half-adder (HA) and Carry and Product output in lower multiplier (MUL) has been used in arithmetic circuits. Considering the fact that a better proposal with higher performance has been utilized for the implementation of three-valued gates, our model results in the reduction of 9.95% and 23.87% PDP in HA and MUL respectively compared with the best models observed.

[1]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[2]  Andreas Antoniou,et al.  Low power dissipation MOS ternary logic family , 1984 .

[3]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[4]  S. Datta,et al.  Towards Multi-Scale Modeling of Carbon Nanotube Transistors , 2003, cond-mat/0312551.

[5]  M. Yoeli,et al.  Logical Design of Ternary Switching Circuits , 1965, IEEE Trans. Electron. Comput..

[6]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[7]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[8]  T. Jayanthy,et al.  Minimization of CNTFET Ternary Combinational Circuits Using Negation of Literals Technique , 2014, Arabian Journal for Science and Engineering.

[9]  Fabrizio Lombardi,et al.  Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-Type Carbon Nanotube FETs , 2014, IEEE Transactions on Nanotechnology.

[10]  L. B. Ebert.  Science of fullerenes and carbon nanotubes , 1996 .

[11]  S. C. Kleene,et al.  Introduction to Metamathematics , 1952 .

[12]  Ken Choi,et al.  Novel ternary logic design based on CNFET , 2010, 2010 International SoC Design Conference.

[13]  Mark S. Lundstrom,et al.  Theory of ballistic nanotransistors , 2003 .

[14]  K. Roy,et al.  Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.

[15]  M. Dresselhaus,et al.  Physical properties of carbon nanotubes , 1998 .

[16]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[17]  Kaushik Roy,et al.  A circuit-compatible model of ballistic carbon nanotube field-effect transistors , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Keivan Navi,et al.  Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..