Digital Controlled Oscillator Design with Novel 3 Transistors XOR Gate

The Digital controlled oscillator (DCO) is the core element of all digital phase locked loop (ADPLL) system. Here, we propose DCO structures with digital control, reduced hardware and low power consumption. Different DCOs are based on ring based topology having 3, 4 & 5 control bits. Number of control bits can be increased as per the requirement of output frequency range. DCOs using XOR as an inverter having NMOS and PMOS transistors in pull up and pull down switching networks are presented. Three bit DCO with NMOS control network shows frequency variations of [3.1763 - 3.5290] GHz with power consumption variations of [266.8491 - 293.6420] µW. Three bit DCO with PMOS network shows frequency variation of [1.9918 - 1.4313] GHz with power consumption variation of [46.1176 - 22.8450] µW. Four bit DCO with NMOS & PMOS control networks shows frequency variations of [3.2219 - 3.6114] GHz & [2.1328 - 1.4627] GHz respectively. Power consumption variations of [266.8491 - 294.9430] µW & [53.5188 - 22.8454] µW have been obtained for 4-bit DCO having NMOS & PMOS switch networks respectively. Finally the five bit DCO with NMOS & PMOS network shows output frequency range of [3.3050 - 3.5557] & [2.2579 - 1.4934] GHz. Power consumption of [266.8491 - 295.5983] µW & [61.3773 22.8453] µW have been reported with NMOS & PMOS network for 5-bit controlled DCO. Comparisons with earlier reported circuits have been made and reported design shows improvement over previous circuits.

[1]  Poras T. Balsara,et al.  A first multigigahertz digitally controlled oscillator for wireless applications , 2003 .

[2]  F. Baronti,et al.  A self-calibrating delay-locked delay line with shunt-capacitor circuit scheme , 2004, IEEE Journal of Solid-State Circuits.

[3]  M. Maymandi-Nejad,et al.  A monotonic digitally controlled delay element , 2005, IEEE Journal of Solid-State Circuits.

[4]  Yu-Ming Chung,et al.  An all-digital phase-locked loop for digital power management integrated chips , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[5]  M. Saint-Laurent,et al.  A digitally controlled oscillator constructed using adjustable resistors , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).

[6]  R. Fried.  Low-power digital PLL with one cycle frequency lock-in time for clock syntheses up to 100 MHz using 32,768 Hz reference clock , 1996, Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.

[7]  Cheong-Fat Chan,et al.  A simple CMOS digital controlled oscillator with high resolution and linearity , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[8]  M. Swaminathan,et al.  A digitally adjustable resistor for path delay characterization in high-frequency microprocessors , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).

[9]  Avner Efendovich,et al.  A fully-digital, 2-MB/sec, CMOS data separator , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[10]  Jen-Shiun Chiang,et al.  A 3.3 V all digital phase-locked loop with small DCO hardware and fast phase lock , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[11]  S. M. Rezaul Hasan,et al.  A CMOS DCO design using delay programmable differential latches and a novel digital control scheme , 2007 .

[12]  Yong-Bin Kim,et al.  A low power 32 nanometer CMOS digitally controlled oscillator , 2008, 2008 IEEE International SOC Conference.

[13]  K. Yoshida,et al.  Design of 1.1 GHz Highly Linear Digitally-Controlled Ring Oscillator with Wide Tuning Range , 2007, 2007 IEEE International Workshop on Radio-Frequency Integration Technology.

[14]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[15]  Yong-Bin Kim,et al.  A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops , 2010, VLSI Design.

[16]  J. Lundberg,et al.  An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[17]  Oliver Chiu-sing Choy,et al.  A giga-hertz CMOS digital controlled oscillator , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[18]  Jen-Shiun Chiang,et al.  The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock , 1999 .