Interconnect Power Optimization Based on the Integration of High-level Synthesis and Floorplanning

In this paper, we mainly present a novel approach which is based on the integration of high-level synthesis (HLS) and floorplanning (FP), to solve the problem of optimizing interconnect power of circuit designs. Although many methods have been proposed to deal with the above problem either from the HLS part or from the FP part, none of them makes use of the interactive information between the two procedures to get a better optimization solution. Therefore, our proposed approach takes into account not only the physical information in HLS part, but also the behavioral information while in floorplanning. Experimental results on benchmarks indicate that our design can make an improvement on the total interconnect power dissipation by 15.4% over the original optimizing method

[1]  Taewhan Kim,et al.  High-level synthesis for low power based on network flow method , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Niraj K. Jha,et al.  Leakage power analysis and reduction during behavioral synthesis , 2002, Proceedings 2000 International Conference on Computer Design.

[3]  Massoud Pedram,et al.  Post-layout timing-driven cell placement using an accurate net length model with movable Steiner points , 2001, ASP-DAC '01.

[4]  Niraj K. Jha,et al.  Interconnect-aware high-level synthesis for low power , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[5]  Chi-Ho Lin,et al.  An optimal ILP model for delay time to minimize peak power and area , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[6]  D. Helms,et al.  Binding, Allocation and Floorplanning in Low Power High-Level Synthesis , 2003, ICCAD 2003.

[7]  Vamsi K. Srikantam,et al.  CREAM: combined register and module assignment with floorplanning for low power datapath synthesis , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[8]  Narayanan Vijaykrishnan,et al.  Characterization and modeling of run-time techniques for leakage power reduction , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Majid Sarrafzadeh,et al.  Simultaneous scheduling, binding and floorplanning for interconnect power optimization , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[10]  Azadeh Davoodi,et al.  Effective graph theoretic techniques for the generalized low power binding problem [IC high level synthesis] , 2003, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03..

[11]  Azadeh Davoodi,et al.  Effective graph theoretic techniques for the generalized low power binding problem , 2003, ISLPED '03.

[12]  Saraju P. Mohanty,et al.  Simultaneous peak and average power minimization during datapath scheduling , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..