CMOS transconductance multipliers: a tutorial
暂无分享,去创建一个
[1] K. Kimura,et al. An MOS four-quadrant analog multiplier based on the multitail technique using a quadritail cell as a multiplier core , 1995 .
[2] Chen Peng,et al. Study of switched capacitor multiplier , 1991, China., 1991 International Conference on Circuits and Systems.
[3] K. W. Martin,et al. A BiCMOS low-distortion 8-MHz low-pass filter , 1993 .
[4] Hans Hegt,et al. A high performance low voltage switched-current multiplier , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[5] D.C. Soo,et al. A four-quadrant NMOS analog multiplier , 1982, IEEE Journal of Solid-State Circuits.
[6] Cheng-Chieh Chang,et al. New CMOS four-quadrant multiplier and squarer circuits , 1996 .
[7] P. W. Webb,et al. Design of an analogue subthreshold multiplier suitable for implementing an artificial neural network , 1992 .
[8] G. Geelen,et al. A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .
[9] P. E. Allen,et al. Low-voltage, four-quadrant, analogue CMOS multiplier , 1994 .
[10] K. Bult,et al. A CMOS Four-Quadrant Analog Multiplier , 1986 .
[11] Trudi-Heleen Joubert,et al. Four quadrant analogue CMOS multiplier using capacitively coupled dual-gate transistors , 1996 .
[12] Cheng-Chieh Chang,et al. CMOS subthreshold four-quadrant multiplier based on unbalanced source-coupled pairs , 1995 .
[13] Cheng-Chieh Chang,et al. CMOS analog divider and four-quadrant multiplier using pool circuits , 1995 .
[14] Shen-Iuan Liu,et al. CMOS four-quadrant multiplier using bias feedback techniques , 1994 .
[15] Shen-Iuan Liu,et al. CMOS squarer and four-quadrant multiplier , 1995 .
[16] A.L. Coban,et al. A 1.5 V four-quadrant analog multiplier , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.
[17] W. Guggenbuhl,et al. A high-swing, high-impedance MOS cascode circuit , 1990 .
[18] Jaime Ramirez-Angulo,et al. Low-voltage circuits building blocks using multiple-input floating-gate transistors , 1995 .
[19] Mohamed I. Elmasry,et al. Analog neural network building blocks based on current mode subthreshold operation , 1993, 1993 IEEE International Symposium on Circuits and Systems.
[20] Chee Yee Kwok,et al. A large-input-dynamic-range multi-input floating-gate MOS four-quadrant analog multiplier , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[21] L. W. Massengill. A dynamic CMOS multiplier for analog neural network cells , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.
[22] Kenneth R. Laker,et al. Design of analog integrated circuits and systems , 1994 .
[23] J. Ramirez-Angulo. Highly linear four quadrant analog BiCMOS multiplier for /spl plusmn/1.5 V supply operation , 1993, 1993 IEEE International Symposium on Circuits and Systems.
[24] Liter Siek,et al. Four-quadrant CMOS analogue multiplier for artificial neural networks , 1995 .
[25] Barrie Gilbert. A high-performance monolithic multiplier using active feedback , 1974 .
[26] Hans Wallinga,et al. A Four-Quadrant CMOS Analog Multiplier , 1985, ESSCIRC '85: 11th European Solid-State Circuits Conference.
[27] D. Maurissens,et al. A CMOS pulse-width modulator/pulse-amplitude modulator for four-quadrant analog multipliers , 1992 .
[28] Nobuo Fujii,et al. A configurable CMOS multiplier/divider for analog VLSI , 1993, 1993 IEEE International Symposium on Circuits and Systems.
[29] Randall L. Geiger,et al. A ?5-V CMOS analog multiplier , 1987 .
[30] K. Kimura. Analysis of "An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers" , 1994 .
[31] Shen-Iuan Liu. Low voltage CMOS four-quadrant multiplier , 1994 .
[32] Jaime Ramírez-Angulo. Highly Linear Four Quadrant Analog BiCMOS Multiplier for ± 1.5 V Supply Operation , 1993, ISCAS.
[33] Mohammed Ismail,et al. A nonlinear CMOS analog cell for VLSI signal and information processing , 1991 .
[34] T. Enomoto,et al. Integrated MOS four-quadrant analog multiplier using switched capacitor technology for analog signal processor ICs , 1985 .
[35] Ho-Jun Song,et al. An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers , 1990 .
[36] Mohammed Ismail,et al. MOS multiplier/divider cell for analogue VLSI , 1989 .
[37] J. Ramirez-Angulo. Yet another low-voltage four quadrant analog CMOS multiplier , 1995, 38th Midwest Symposium on Circuits and Systems. Proceedings.
[38] P. E. Allen,et al. Low-voltage CMOS transconductance cell based on parallel operation of triode and saturation transconductors , 1994 .
[39] James J. Clark,et al. A four-quadrant CMOS analog multiplier for analog neural networks , 1994, IEEE J. Solid State Circuits.
[40] Mohammed Ismail,et al. CMOS multiplier design using the differential difference amplifier , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.
[41] Guido Torelli,et al. CMOS triode-transistor transconductor for high-frequency continuous-time filters , 1994 .
[42] P. E. Allen,et al. Low-voltage analog IC design in CMOS technology , 1995 .
[43] Edgar Sánchez-Sinencio,et al. A design scheme to stabilize the active gain enhancement amplifier , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[44] J. Hanson,et al. CMOS voltage to current transducers , 1985 .
[45] J. Ramirez-Angulo,et al. The folded Gilbert cell: a low voltage high performance CMOS multiplier , 1992, [1992] Proceedings of the 35th Midwest Symposium on Circuits and Systems.
[46] Edgar Sanchez-Sinencio,et al. Analogue OTA multiplier without input voltage swing restrictions, and temperature-compensated , 1986 .
[47] Edgar Sanchez-Sinencio,et al. Operational transconductance amplifier-based nonlinear function syntheses , 1989 .
[48] R. Tawel,et al. A CMOS UV-programmable non-volatile synaptic array , 1991, IJCNN-91-Seattle International Joint Conference on Neural Networks.
[49] K. Bult,et al. A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation , 1987 .
[50] J. A. Hegt,et al. A 3.3 V 625 kHz switched-current multiplier , 1996 .
[51] Phillip E Allen,et al. CMOS Analog Circuit Design , 1987 .
[52] Mohammed Ismail,et al. High frequency wide range CMOS analogue multiplier , 1992 .
[53] C. F. Chan,et al. A one volt four-quadrant analog current mode multiplier cell , 1995 .
[54] J.S. Pena-Finol,et al. A MOS four-quadrant analog multiplier using the quarter-square technique , 1987 .
[55] J.N. Babanezhad,et al. A 20-V four-quadrant CMOS analog multiplier , 1985, IEEE Journal of Solid-State Circuits.
[56] B. A. Minch,et al. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing , 1998 .
[57] Bedrich J. Hosticka,et al. Novel sampled-data MOS multiplier , 1982 .
[58] H. Melchior,et al. Analogue four-quadrant CMOS multiplier with resistors , 1985 .
[59] P. J. Langlois. Comments on 'A CMOS four-quadrant multiplier': effects of threshold voltage , 1990 .
[60] M.S. Piedade,et al. A new multiplier-divider circuit based on switched capacitor data converters , 1990, IEEE International Symposium on Circuits and Systems.
[61] C.A.T. Salama,et al. Wide dynamic range four-quadrant CMOS analog multiplier using linearized transconductance stages , 1986 .
[62] J. L. Pennock. CMOS triode transconductor for continuous-time active integrated filters , 1985 .
[63] L. W. Massengill. A dynamic CMOS multiplier for analog VLSI based on exponential pulse-decay modulation , 1991 .
[64] S. Tam,et al. An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses , 1990, International 1989 Joint Conference on Neural Networks.
[65] Shen-Iuan Liu,et al. CMOS four-quadrant multiplier using bias offset crosscoupled pairs , 1993 .
[66] F. Montecchi,et al. Low voltage low power CMOS four-quadrant analog multiplier for neural network applications , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[67] Zhijian Zhang,et al. A single D-FET 4-QAM with SC technology , 1988 .
[68] Z. Wang. A four-transistor four-quadrant analog multiplier using MOS transistors operating in the saturation region , 1993 .
[69] Z. Wang,et al. A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance , 1991 .
[70] Edgar Sanchez-Sinencio,et al. Programmable BiCMOS transconductor for capacitor-transconductor filters , 1992 .
[71] H. Melchior,et al. Four quadrant multiplier core with lateral bipolar transistor in CMOS technology , 1985 .