Design of resistive random access memory cell and its architecture