Time and workload dependent device variability in circuit simulations

Simulations of an inverter and a 32-bit SRAM bit slice are performed based on an atomistic approach. The circuits' devices are populated with individual defects, which have realistic carrier-capture and emission behaviour. The wide distribution of defect time scales, accounts for both fast (Random Telegraph Noise - RTN) and near-permanent (Bias Temperature Instability - BTI) defects. The atomistic property of the model allows the detection of workload dependency in the delay of both circuits.

[1]  Zhihong Liu,et al.  Design tools for reliability analysis , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[2]  W. Dehaene,et al.  A 3.6 pJ/Access 480 MHz, 128 kb On-Chip SRAM With 850 MHz Boost Mode in 90 nm CMOS With Tunable Sense Amplifiers , 2009, IEEE Journal of Solid-State Circuits.

[3]  Sachin S. Sapatnekar,et al.  NBTI-Aware Synthesis of Digital Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[4]  Enrico Macii,et al.  Analysis of NBTI-induced SNM degradation in power-gated SRAM cells , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[5]  R. Degraeve,et al.  Origin of NBTI variability in deeply scaled pFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[6]  Kaushik Roy,et al.  Negative Bias Temperature Instability: Estimation and Design for Improved Reliability of Nanoscale Circuits , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  G. Groeseneken,et al.  Atomistic approach to variability of bias-temperature instability in circuit simulations , 2011, 2011 International Reliability Physics Symposium.