A High Linearity, Fast-Locking Pulsewidth Control Loop With Digitally Programmable Duty Cycle Correction for Wide Range Operation

A high linearity pulsewidth control loop (PWCL) is proposed in this paper. Using the linear control stage (CS) and digital-controlled charge pump (DCCP), the proposed PWCL can be operated within a wide-range of both input and output duty cycles over a wide frequency range. A simple detection circuit is utilized to control the DCCP in a complementary architecture such that the proposed PWCL can reduce the locking time ratio to 4.5. The test chip is fabricated using 0.18 mum CMOS process. The measurement results show that the frequency range of the input signal was 1 MHz to 1.3 GHz, the duty cycle range of the input signal is from 30% to 70% and the programmable duty cycle of the output signal is from 30% to 70% in steps of 5%. The measurement power dissipation and the peak-to-peak jitter are 4.8 mW and 13.2 ps, respectively, at an operating frequency of 1.3 GHz.

[1]  B.K. Gilbert,et al.  A Clock Duty-Cycle Correction and Adjustment Circuit , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Wonchan Kim,et al.  A dual-loop delay-locked loop using multiple voltage-controlled delay lines , 2001 .

[3]  Ching-Che Chung,et al.  A new DLL-based approach for all-digital multiphase clock generation , 2004, IEEE Journal of Solid-State Circuits.

[4]  Shen-Iuan Liu,et al.  A 500-MHz-1.25-GHz fast-locking pulsewidth control loop with presettable duty cycle , 2004 .

[5]  Shen-Iuan Liu,et al.  All-digital delay-locked loop/pulsewidth-control loop with adjustable duty cycles , 2006, IEEE Journal of Solid-State Circuits.

[6]  Jinn-Shyan Wang,et al.  Low-voltage pulsewidth control loops for SOC applications , 2002 .

[7]  Wonchan Kim,et al.  A low jitter dual loop DLL using multiple VCDLs with a duty cycle corrector , 2000 .

[8]  Duo Sheng,et al.  Design of a 3-V 300-MHz low-power 8-b/spl times/8-b pipelined multiplier using pulse-triggered TSPC flip-flops , 2000, IEEE Journal of Solid-State Circuits.

[9]  Jinn-Shyan Wang,et al.  An all-digital 50% duty-cycle corrector , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[10]  Fenghao Mu,et al.  Pulsewidth control loop in high-speed CMOS clock buffers , 2000, IEEE Journal of Solid-State Circuits.

[11]  J. Yuan,et al.  Double-edge-triggered D-flip-flops for high-speed CMOS circuits , 1991 .

[12]  Hong-Yi Huang,et al.  A low-jitter mutual-correlated pulsewidth control loop circuit , 2004, IEEE Journal of Solid-State Circuits.

[13]  Shen-Iuan Liu,et al.  A single-path pulsewidth control loop with a built-in delay-locked loop , 2005, IEEE Journal of Solid-State Circuits.

[14]  Woo-Jin Lee,et al.  A 1.4 Gb/s DLL using 2nd order charge-pump scheme with low phase/duty error for high-speed DRAM application , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[15]  H. Suzuki,et al.  A 100 MHz, 0.4 W RISC processor with 200 MHz multiply adder, using pulse-register technique , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[16]  Beomsup Kim,et al.  A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.

[17]  Hong-June Park,et al.  CMOS digital duty cycle correction circuit for multi-phase clock , 2003 .

[18]  Changsik Yoo,et al.  Digital delay locked loop with open-loop digital duty cycle corrector for 1.2Gb/s/pin double data rate SDRAM , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[19]  K. Nakamura,et al.  A CMOS 50% duty cycle repeater using complementary phase blending , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).