论文信息 - A 1.2V 121-Mode CT ΔΣ Modulator for Wireless Receivers in 90nm CMOS

A 1.2V 121-Mode CT ΔΣ Modulator for Wireless Receivers in 90nm CMOS

A reconfigurable CT 5<sup>th</sup>-order 1b ΔΣ modulator is presented. The DR/BW is programmable from 85dB@100kHz to 52dB@10MHz in 121 steps. Implemented in a 90nm CMOS process, the 0.36mm <sup>2</sup> IC includes 2 ΔΣ modulators, a bandgap reference, and a decimator. The power consumption of a single ADC in different modes ranges from 1.44 to 7mW at 1.2V supply

[1] J. Arias,et al. A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers , 2006, IEEE Journal of Solid-State Circuits.

[2] Arthur H. M. van Roermund,et al. Sigma-delta modulators operating at a limit cycle , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3] R. V. Veldhoven. A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.