Bulk-drain connected load for subthreshold MOS current-mode logic
暂无分享,去创建一个
Bulk-drain connected PMOS transistors are proposed as loads for subthreshold MOS current-mode logic gates. Such loads exhibit an approximately linear dependence of the subthreshold drain-source current on the drain-source voltage, guaranteeing robust gate operation. The design and performance of an inverter gate and ring oscillator in a 0.25 mum CMOS technology are presented
[1] Christofer Toumazou,et al. Nano-power subthreshold current-mode logic in sub-100 nm technologies , 2005 .
[2] Masayuki Mizuno,et al. A GHz MOS adaptive pipeline technique using MOS current-mode logic , 1996, IEEE J. Solid State Circuits.