Modeling of Integrated Circuit Defect Sensitivities
暂无分享,去创建一个
[1] C. H. Stapper. Comments on “some considerations in the formulation of IC yield statistics” , 1981 .
[2] C.H. Stapper,et al. Integrated circuit yield statistics , 1983, Proceedings of the IEEE.
[3] Lyal B. Harris. November , 1890, The Hospital.
[4] A. Turley,et al. LSI Yield Projections Based Upon Test Pattern Results: An Application to Multilevel Metal Structures , 1974 .
[5] C. Stapper. Yield model for 256K RAMs and beyond , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[6] O. Paz,et al. Modification of Poisson statistics: modeling defects induced by diffusion , 1977 .
[7] R. B. Seeds,et al. Yield and cost analysis of bipolar LSI , 1968 .
[8] C. H. Stapper,et al. Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product , 1980, IBM J. Res. Dev..
[9] C. H. Stapper,et al. Evolution and accomplishments of VLSI yield management at IBM , 1982 .
[10] C. Stapper. Defect density distribution for LSI yield calculations , 1973 .
[11] B. T. Murphy,et al. Cost-size optima of monolithic integrated circuits , 1964 .