A high performance architecture for rotating decimal coordinates

Although radix-10 arithmetic has been gaining renewed importance over the last few years, high performance decimal systems and techniques are still under development. In this paper, a modification of the CORDIC method for decimal arithmetic is proposed so as to produce fast rotations. The algorithm works with BCD operands and no conversion to binary is needed. A significant reduction in the number of iterations in comparison to the original decimal CORDIC method is achieved. The experiments showing the advantages of the new method are described. Finally, the results with regard to delay obtained by means of an FPGA implementation of the method are shown.

[1]  J. S. Walther,et al.  A unified algorithm for elementary functions , 1899, AFIPS '71 (Spring).

[2]  Byoungho Lee,et al.  Multiplexed strain sensor using fiber grating-tuned fiber laser with a semiconductor optical amplifier , 2001 .

[3]  Herman H. Goldstine,et al.  The Electronic Numerical Integrator and Computer (ENIAC) , 1996, IEEE Ann. Hist. Comput..

[4]  Alvin M. Despain,et al.  Fourier Transform Computers Using CORDIC Iterations , 1974, IEEE Transactions on Computers.

[5]  Dirk Timmermann,et al.  A new addition scheme and fast scaling factor compensation methods for CORDIC algorithms , 1991, Integr..

[6]  Carlo H. Séquin,et al.  THE EVOLUTION OF A LAYERED MANUFACTURING INTERCHANGE FORMAT , 2002, DAC 2002.

[7]  Ed F. Deprettere,et al.  Pipelined cordic architectures for fast VLSI filtering and array processing , 1984, ICASSP.

[8]  J.L. Sanchez,et al.  A Cordic-based Architecture for High Performance Decimal Calculations , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[9]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[10]  F.Y. Busaba,et al.  The IBM z900 decimal arithmetic unit , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[11]  Michael F. Cowlishaw,et al.  Decimal floating-point: algorism for computers , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.