CMOS standard cells characterization for defect based testing
暂无分享,去创建一个
[1] Wojciech Maly,et al. Layout-driven test generation , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[2] John Paul Shen,et al. Systematic Characterization of Physical Defects for Fault Analysis of MOS IC Cells , 1984, ITC.
[3] C.H. Stapper,et al. Integrated circuit yield statistics , 1983, Proceedings of the IEEE.
[4] Charles F. Hawkins,et al. Quality testing requires quality thinking , 1993, Proceedings of IEEE International Test Conference - (ITC).
[5] Witold A. Pleskacz,et al. Estimation Of The Usefulness Of Test Vector Components For Detecting Faults Resulting From Shorts In Standard Cells M. , 2000 .
[6] Wojciech Maly,et al. Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Raimund Ubar,et al. Defect-oriented fault simulation and test generation in digital circuits , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.
[8] Witold A. Pleskacz,et al. DEFECT ORIENTED FAULT COVERAGE OF 100% STUCK-AT FAULT TEST SETS , 2000 .
[9] Charles H. Stapper,et al. Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..
[10] Anthony J. Walton,et al. Hierarchical critical area extraction with the EYE tool , 1995, Proceedings of International Workshop on Defect and Fault Tolerance in VLSI.
[11] John Paul Shen,et al. Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.
[12] R. Ubar,et al. Hierarchical defect-oriented fault simulation for digital circuits , 2000, Proceedings IEEE European Test Workshop.
[13] Wojciech Maly,et al. Yield estimation model for VLSI artwork evaluation , 1983 .
[14] Marcel Jacomet,et al. Layout-dependent fault analysis and test synthesis for CMOS circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..