A Low-Noise High-Frame-Rate 1-D Decoding Readout Architecture for Stacked Image Sensors

The continuously increasing array resolution of CMOS imagers poses a great challenge in combining high-frame-rate and low light detection in the same sensor. To cope with this, parallel readout architectures are needed. This paper proposes a readout architecture for 8K stacked image sensors, which uses a novel 1D decoding readout based on block-of-pixels and incremental-sigma-delta ADCs. The proposed 1D decoding system reduces the control lines of the pixels and allows a simpler decoding, an increased parallelism, and an improved robustness over process yield. The experimental results from a test chip implemented in a standard CIS technology show that at 10 μm pixel pitch, the proposed readout architecture can achieve a high-frame-rate of 730 frames/s and a low read noise of 1.4 e-. In a real stacked implementation, the frame rate can further increase to about 960 frames/s at 8K resolution, at the cost of a slight increase in thermal noise by 14 μV.

[1]  V. Gruev,et al.  Low Power Programmable Current Mode Computational Imaging Sensor , 2012, IEEE Sensors Journal.

[2]  Xinqiao Liu,et al.  A 10000 frames/s CMOS digital pixel sensor , 2001, IEEE J. Solid State Circuits.

[3]  Mitsumasa Koyanagi,et al.  A block-parallel signal processing system for CMOS image sensor with three-dimensional structure , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[4]  Shoji Kawahito,et al.  Signal Processing Architectures for Low-Noise High-Resolution CMOS Image Sensors , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[5]  Yoshiaki Takemoto,et al.  A rolling-shutter distortion-free 3D stacked image sensor with −160dB parasitic light sensitivity in-pixel storage node , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[6]  Georges G. E. Gielen,et al.  Impact of TSV area on the dynamic range and frame rate performance of 3D-integrated image sensors , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7]  Shoji Kawahito,et al.  A Low-Noise High Intrascene Dynamic Range CMOS Image Sensor With a 13 to 19b Variable-Resolution Column-Parallel Folding-Integration/Cyclic ADC , 2012, IEEE Journal of Solid-State Circuits.

[8]  Takehide Sawamoto,et al.  A Low Noise Wide Dynamic Range CMOS Image Sensor With Low-Noise Transistors and 17b Column-Parallel ADCs , 2013, IEEE Sensors Journal.

[9]  Bart Cremers.  A 5 Megapixel, 1000fps CMOS Image Sensor with High Dynamic Range and 14-bit A/D Converters , 2013 .

[10]  Chih-Cheng Hsieh,et al.  A 3 Megapixel 100 Fps 2.8 $\mu$m Pixel Pitch CMOS Image Sensor Layer With Built-in Self-Test for 3D Integrated Imagers , 2013, IEEE Journal of Solid-State Circuits.

[11]  Tobi Delbrück,et al.  A 128$\times$ 128 120 dB 15 $\mu$s Latency Asynchronous Temporal Contrast Vision Sensor , 2008, IEEE Journal of Solid-State Circuits.

[12]  A. Theuwissen,et al.  CMOS image sensors: State-of-the-art and future perspectives , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[13]  Hiroshi Takahashi,et al.  A 1/4-inch 8Mpixel back-illuminated stacked CMOS image sensor , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[14]  Isao Takayanagi,et al.  High-Resolution CMOS Video Image Sensors , 2013, Proceedings of the IEEE.

[15]  Bernabé Linares-Barranco,et al.  A 3.6 $\mu$ s Latency Asynchronous Frame-Free Event-Driven Dynamic-Vision-Sensor , 2011, IEEE Journal of Solid-State Circuits.

[16]  Minho Kwon,et al.  A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel $\Delta \Sigma$ ADC Architecture , 2011, IEEE Journal of Solid-State Circuits.

[17]  Yaowu Mo,et al.  8.9-Megapixel Video Image Sensor With 14-b Column-Parallel SA-ADC , 2009, IEEE Transactions on Electron Devices.

[18]  Michiel Steyaert,et al.  Erratum to "A 1-V 140-μW 88-dB Audio Sigma-Delta Modulator in 90-nm CMOS" , 2009, IEEE J. Solid State Circuits.

[19]  Fukushima Noriyuki,et al.  A 17.7Mpixel 120fps CMOS Image Sensor with 34.8Gb/s Readout , 2011 .

[20]  Gabor C. Temes,et al.  Theory and applications of incremental ΔΣ converters , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[21]  Shoji Kawahito,et al.  A 33Mpixel 120fps CMOS image sensor using 12b column-parallel pipelined cyclic ADCs , 2012, 2012 IEEE International Solid-State Circuits Conference.

[22]  W. Sansen,et al.  A 1-V 140-/spl mu/W 88-dB audio sigma-delta modulator in 90-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[23]  A. Theuwissen,et al.  Column-Parallel Digital Correlated Multiple Sampling for Low-Noise CMOS Image Sensors , 2012, IEEE Sensors Journal.

[24]  T. Delbruck,et al.  > Replace This Line with Your Paper Identification Number (double-click Here to Edit) < 1 , 2022 .