Yield enhancement with optimal area allocation for ratio-critical analog circuits
暂无分享,去创建一个
[1] A. Sedra. Microelectronic circuits , 1982 .
[2] C. C. McAndrew,et al. Understanding MOSFET mismatch for analog design , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).
[3] Randall L. Geiger,et al. Area Allocation Strategies for Enhancing Yield of R-2R Ladders , 2003 .
[4] K. R. Lakshmikumar,et al. Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .
[5] W. Lane,et al. The design of thin-film polysilicon resistors for analog IC applications , 1989 .
[6] A. Hastings. The Art of Analog Layout , 2000 .
[7] Terri S. Fiez,et al. Analog VLSI : signal and information processing , 1994 .
[8] Marcel J. M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[9] P. G. Drennan. Diffused resistor mismatch modeling and characterization , 1999, Proceedings of the 1999 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.99CH37024).
[10] Kiyoshi Kato,et al. Nonlinearity analysis of resistor string A/D converters , 1982 .
[11] Michel Steyaert,et al. Statistics for matching , 1995, Proceedings International Conference on Microelectronic Test Structures.
[12] Gabor C. Temes,et al. Random error effects in matched MOS capacitors and current sources , 1984 .
[13] Yu Lin,et al. Resistors layout for enhancing yield of R-2R DACs , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[14] J. L. Pennock. Bipolar and MOS analog integrated circuit design , 1984 .
[15] Randall L. Geiger,et al. Resistor layout techniques for enhancing yield in ratio-critical monolithic applications , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).