论文信息 - Delay time estimate for "FAST" CMOS drivers with noisy ground reference

Delay time estimate for "FAST" CMOS drivers with noisy ground reference

A closed form equation to predict the signal delay of high speed CMOS drivers as a function of the Simultaneous Switching Noise (SSN) has been derived. This delay estimate agrees with the results obtained from SPICE simulations with typical driver strengths and load capacitances.

J. R. Brews | J. L. Prince | Yaochao Yang | A. Thurairajaratnam

[1] Marco Annaratone. Digital CMOS Circuit Design , 1986 .

[2] J. L. Prince,et al. Simultaneous switching ground noise calculation for packaged CMOS devices , 1991 .

[3] Kjell O. Jeppson,et al. CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4] J. L. Prince,et al. Effect of CMOS driver loading conditions on simultaneous switching noise , 1994 .