Application of deterministic logic BIST on industrial circuits

We present the application of a deterministic logic BIST scheme on state-of-the-art industrial circuits. Experimental results show that complete fault coverage can be achieved for industrial circuits up to 100 K gates with 10000 test patterns, at a total area cost for BIST hardware of typically 5%-15%. It is demonstrated that a tradeoff is possible between test quality, test time, and silicon area. In contrast to BIST schemes based on test point insertion no modifications of the circuit under test are required, complete fault efficiency is guaranteed, and the impact on the design process is minimized.

[1]  Hans-Joachim Wunderlich,et al.  TESTCHIP: a chip for weighted random pattern generation, evaluation, and test control , 1991 .

[2]  S. Hellebrand,et al.  Pattern generation for a deterministic BIST scheme , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[3]  Janusz Rajski,et al.  Automated synthesis of large phase shifters for built-in self-test , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[4]  Sudhakar M. Reddy,et al.  Improved algorithms for constructive multi-phase test point insertion for scan based BIST , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[5]  S. B. Akers,et al.  On the use of linear sums in exhaustive testing , 1987 .