Evaluation of the Concatenation of LDPC and RS Codes in Magnetic Recording Channel Using Field Programmable Gate Arrays
暂无分享,去创建一个
[1] B.V.K.V. Kumar,et al. Field programmable gate array (FPGA) for iterative code evaluation , 2006, IEEE Transactions on Magnetics.
[2] E.F. Haratsch,et al. Use of redundant bits for magnetic recording: single-Parity codes and Reed-Solomon error-correcting code , 2004, IEEE Transactions on Magnetics.
[3] Xinde Hu,et al. Evaluation of Low-Density Parity-Check Codes on Perpendicular Magnetic Recording Model , 2007, IEEE Transactions on Magnetics.
[4] I. Djurdjevic,et al. System perspectives for the application of structured LDPC codes to data storage devices , 2006, IEEE Transactions on Magnetics.
[5] Weijun Tan. Design of Inner LDPC Codes for Magnetic Recording Channels , 2008, IEEE Transactions on Magnetics.
[6] S. Sankaranarayanan,et al. On the concatenation of LDPC and RS codes in magnetic recording systems , 2007, 2007 IEEE Globecom Workshops.