论文信息 - Secure data processing with massive‐parallel SIMD matrix for embedded SoC in digital‐convergence mobile devices - 字舞流文

Secure data processing with massive‐parallel SIMD matrix for embedded SoC in digital‐convergence mobile devices

Takeshi Kumaki | Takeshi Fujino | Tetsushi Koide

[1] Hans Jürgen Mattausch,et al. Integration Architecture of Content Addressable Memory and Massive-Parallel Memory-Embedded SIMD Matrix for Versatile Multimedia Processor , 2008, IEICE Trans. Electron..

[2] Ivan Gonzalez,et al. Ciphering algorithms in MicroBlaze-based embedded systems , 2006 .

[3] Shorin Kyo,et al. Media Processing LSI Architectures for Automotives - Challenges and Future Trends - , 2007, IEICE Trans. Electron..

[4] Mohamed Khalil-Hani,et al. An AES Tightly Coupled Hardware Accelerator in an FPGA-based Embedded Processor Core , 2009, 2009 International Conference on Computer Engineering and Technology.

[5] Hideharu Amano,et al. A Survey on Dynamically Reconfigurable Processors , 2006, IEICE Trans. Commun..

[6] Chester Rebeiro,et al. Bitslice Implementation of AES , 2006, CANS.

[7] Hans Jürgen Mattausch,et al. Acceleration of DCT Processing with Massive-Parallel Memory-Embedded SIMD Matrix Processor , 2007, IEICE Trans. Inf. Syst..

[8] Takeshi Kumaki,et al. Realization of efficient and low-power parallel face-detection with massive-parallel memory-embedded SIMD matrix , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.