Fast Digital Filters with Low Round-Off Noise

A novel approach to the realization of fast and efficient IIR digital filters is presented. The realization is based on recently introduced state-space structures and retains and enhances their low noise and sensitivity properties while reducing the number-of-required multiplications. This permits the implementation of higher order optimal forms requiring only 1.34 to 1.65 times the number of multiplications used in the direct form (well known for 'its poor coefficient sensitivity and high output noise levels). The high inherent parallelism of the state-space structure is also further enhanced by the proposed fast digital filter (FDF). The resulting block-processing algorithm is suitable for high speed implementation of digital filters on parallel processing systems. These systems employ fast and efficient techniques, such as distributed arithmetic or multimicroprocessor techniques, to perform the required computation of the long-independent inner products. In addition to low quantization noise, the FDF structure has other desirable properties including low sensitivity and improved limit cycle behavior. For output decimating IIR filters additional savings in the number of multiplications is achieved with the proposed structure.

[1]  K. Kammeyer.  Quantization error analysis of the distributed arithmetic , 1977 .

[2]  S. Mitra,et al.  Block implementation of recursive digital filters--New structures and properties , 1978 .

[3]  Allen G. Lindgren,et al.  Optimal synthesis of second-order state-space structures for digital filters , 1979 .

[4]  A.V. Oppenheim,et al.  Analysis of linear digital networks , 1975, Proceedings of the IEEE.

[5]  Bede Liu,et al.  Heuristic optimization of the cascade realization of fixed-point digital filters , 1975 .

[6]  Allen G. Lindgren,et al.  Fast state-space decimator with very low round-off noise , 1981 .

[7]  A. Gray,et al.  Digital lattice and ladder filter synthesis , 1973 .

[8]  C. Barnes,et al.  Finite word effects in block-state realizations of fixed-point digital filters , 1980 .

[9]  B. Gold,et al.  A note on digital filter synthesis , 1968 .

[10]  R. Roberts,et al.  Roundoff noise in digital filters: Frequency transformations and invariants , 1976 .

[11]  C. Burrus.  Block implementation of digital filters , 1971 .

[12]  H. Troy Nagle,et al.  A High-Speed Microprogrammable Digital Signal Processor Employing Distributed Arithmetic , 1980, IEEE Transactions on Computers.

[13]  Clifford T. Mullis,et al.  Synthesis of minimum roundoff noise fixed point digital filters , 1976 .

[14]  Sheng Hwang.  Dynamic range constraint in state-space digital filtering , 1975 .

[15]  C. Burrus,et al.  Design and implementation of multirate digital filters , 1976 .

[16]  A. Fettweis,et al.  Some principles of designing digital filters imitating classical filter structures , 1971, IEEE Transactions on Circuit Theory.

[17]  L. Jackson.  Roundoff noise bounds derived from coefficient sensitivities for digital filters , 1976 .

[18]  C. Sidney Burrus,et al.  A unified analysis of multirate and periodically time-varying digital filters , 1975 .

[19]  Bede Liu,et al.  A new hardware realization of digital filters , 1974 .

[20]  C. Burrus,et al.  Block realization of digital filters , 1972 .

[21]  L. Jackson.  Roundoff-noise analysis for fixed-point digital filters realized in cascade or parallel form , 1970 .

[22]  C. Barnes.  Roundoff noise and overflow in normal digital filters , 1979 .

[23]  L. Jackson.  Limit cycles in state-space structures for digital filters , 1979 .

[24]  H. Voelcker,et al.  Digital filtering via block recursion , 1970 .