Architecture Design of an Area Efficient High Speed Crypto Processor for 4G LTE

The whole security architecture of LTE/SAE (Long Term Evolution/System Architecture Evolution) is being consisted of four main hardware-oriented cryptographic algorithms: KASUMI block ciphers, SNOW-3G stream cipher, the MILENAGE algorithm set, and the 4G development of ZUC algorithm. This paper presents an FPGA deployment of a universal security architecture crypto processor for 4G LTE, consisting of both four ciphers enabling each one on demand, which is based on two novel design principles. One is a more intelligent implementation of the four algorithm's substitution boxes (S-boxes) based on a common intersection assumption of their contents. The second includes the use of a common data path hardware block deployed along the four cipher's architectural design. This universal security architecture crypto processor proves to reduce the area space at least 1.5 times, and also provides almost double throughput compared with the state-of-the-art realizations of the individual ciphers, something which is a high necessity when producing components for the demanding post-4G cellular market.

[1]  Anupam Chattopadhyay,et al.  Designing integrated accelerator for stream ciphers with structural similarities , 2012, Cryptography and Communications.

[2]  O. Koufopavlou,et al.  Area optimized architecture and VLSI implementation of a multi-coder processor for the WTLS , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[3]  Sunggu Lee,et al.  Design and implementation of a private and public key crypto processor and its application to a security system , 2004, IEEE Trans. Consumer Electron..

[4]  Paris Kitsos,et al.  UMTS security: system architecture and hardware implementation: Research Articles , 2007 .

[5]  Sebastian Hessel,et al.  Implementation and Benchmarking of Hardware Accelerators for Ciphering in LTE Terminals , 2009, GLOBECOM 2009 - 2009 IEEE Global Telecommunications Conference.

[6]  Giorgio Di Natale,et al.  Challenges in designing trustworthy cryptographic co-processors , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[7]  Nicolas Sklavos,et al.  LTE/SAE Security Issues on 4G Wireless Networks , 2013, IEEE Security & Privacy.

[8]  Nicolas Sklavos On the Hardware Implementation Cost of Crypto-Processors Architectures , 2010, Inf. Secur. J. A Glob. Perspect..

[9]  Kouichi Itoh,et al.  A Very Compact Hardware Implementation of the KASUMI Block Cipher , 2010, WISTP.

[10]  Athanassios N. Skodras,et al.  FPGA-based performance analysis of stream ciphers ZUC, Snow3g, Grain V1, Mickey V2, Trivium and E0 , 2013, Microprocess. Microsystems.

[11]  Sebastian Hessel,et al.  An optimized parallel and energy-efficient implementation of SNOW 3G for LTE mobile devices , 2010, 2010 IEEE 12th International Conference on Communication Technology.