RF modeling of 40‐nm SOI triple‐gate FinFET

These last years, the triple-gate fin field-effect transistor FinFET has appeared as attractive candidate to pursue the complementary metal-oxide semiconductor technology roadmap for digital and analog applications. However, the development of analog applications requires models that properly describe the static and RF behaviors as well as the extrinsic parameters related to the three-dimensional FinFET architecture, in order to establish adequate design strategies. We demonstrate the feasibility of the compact model developed for symmetric doped double-gate metal-oxide-semiconductor field-effect transistor symmetric doped double-gate MOSFET to reproduce the experimental dc and RF behaviors for 40-nm technology node Silicon-on-Insulator triple-gate FinFETs. Extrinsic gate capacitances and access extrinsic resistances have been included in order to properly predict the transistor small-signal behavior, the current gain, and the maximum available power gain cut-off frequencies. Finally, the improvement of the FinFET RF characteristics by the reduction of the parasitics is addressed. Copyright © 2014 John Wiley & Sons, Ltd.

[1]  D. Daley,et al.  Advanced modeling and optimization of high performance 32nm HKMG SOI CMOS for RF/analog SoC applications , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[2]  B. Jagannathan,et al.  Technology Scaling and Device Design for 350 GHz RF Performance in a 45nm Bulk CMOS Process , 2007, 2007 IEEE Symposium on VLSI Technology.

[3]  J.-P. Raskin,et al.  RF compact small-signal model for SOI DG-MOSFETs , 2010, 2010 27th International Conference on Microelectronics Proceedings.

[4]  B. Jagannathan,et al.  Record RF performance of 45-nm SOI CMOS Technology , 2007, 2007 IEEE International Electron Devices Meeting.

[5]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[6]  J. Raskin,et al.  Accurate SOI MOSFET characterization at microwave frequencies for device performance optimization and analog modeling , 1998 .

[7]  I. Pappas,et al.  Analytical compact modeling of nanoscale triple-gate FinFETs , 2012, 2012 16th IEEE Mediterranean Electrotechnical Conference.

[8]  Jean-Pierre Raskin,et al.  Mobility degradation and transistor asymmetry impact on field effect transistor access resistances extraction , 2011 .

[9]  Denis Flandre,et al.  Compact model for highly-doped double-gate SOI MOSFETs targeting baseband analog applications , 2007 .

[10]  Chang-Yun Chang,et al.  Impact of Fringe Capacitance on the Performance of Nanoscale FinFETs , 2010, IEEE Electron Device Letters.

[11]  Dominique Schreurs,et al.  A comprehensive review on microwave FinFET modeling for progressing beyond the state of art , 2013 .

[12]  A. Caddemi,et al.  Scalable and multibias high frequency modeling of multi-fin FETs , 2006 .

[13]  Tom Dhaene,et al.  Microwave small-signal modelling of FinFETs using multi-parameter rational fitting method , 2011 .

[14]  J.-P. Raskin,et al.  Optimizing FinFET geometry and parasitics for RF applications , 2008, 2008 IEEE International SOI Conference.

[15]  In Man Kang,et al.  Non-quasi-static small-signal modeling and analytical parameter extraction of SOI FinFETs , 2006 .

[16]  B. Iniguez,et al.  Compact RF Modeling of Multiple-Gate MOSFETs , 2006, 2006 European Microwave Integrated Circuits Conference.

[17]  Jean-Pierre Raskin,et al.  SOI technology: An opportunity for RF designers? , 2023, Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test.

[18]  G.D.J. Smit,et al.  FinFET compact modelling for analogue and RF applications , 2010, 2010 International Electron Devices Meeting.

[19]  Denis Flandre,et al.  FinFET analogue characterization from DC to 110 GHz , 2005 .

[20]  Jean-Pierre Raskin,et al.  New RF extrinsic resistances extraction procedure for deep-submicron MOS transistors , 2010 .

[21]  Jean-Pierre Raskin,et al.  Silicon‐on‐insulator MOSFETs models in analog/RF domain , 2014 .

[22]  G. Ghibaudo,et al.  Compact Capacitance Model of Undoped or Lightly Doped Ultra-Scaled Triple-Gate FinFETs , 2012, IEEE Transactions on Electron Devices.

[23]  M. Chan,et al.  Gate resistance modeling of multifin MOS devices , 2006, IEEE Electron Device Letters.

[24]  Antonio Cerdeira,et al.  Modeling of potentials and threshold voltage for symmetric doped double-gate MOSFETs , 2008 .

[25]  V. Kilchytska,et al.  Compact small-signal model for RF FinFETs , 2012, 2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS).

[26]  Zlatica Marinkovic,et al.  Multibias neural modeling of fin field‐effect transistor admittance parameters , 2012 .

[27]  G. Gildenblat,et al.  PSP-based compact FinFET model describing dc and RF measurements , 2006, 2006 International Electron Devices Meeting.

[28]  Christophe Lallement,et al.  FinFET compact modeling and parameter extraction , 2009, 2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems.

[29]  N. Collaert,et al.  Review of FINFET technology , 2009, 2009 IEEE International SOI Conference.

[30]  B. Iñíguez,et al.  Compact model for short channel symmetric doped double-gate MOSFETs , 2008 .

[31]  Denis Flandre,et al.  Implementation of the symmetric doped double-gate MOSFET model in Verilog-A for circuit simulation , 2010 .

[32]  G. A. Armstrong,et al.  An efficient neural network approach for nanoscale FinFET modelling and circuit simulation , 2009 .

[33]  J.J. Liou,et al.  A Review of Core Compact Models for Undoped Double-Gate SOI MOSFETs , 2007, IEEE Transactions on Electron Devices.

[34]  N. Fel,et al.  A New Approach for SOI Devices Small-Signal Parameters Extraction , 2000 .

[35]  V. Kilchytska,et al.  Continuous compact model for MuGFETs simulations , 2009, 2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems.

[36]  Jean-Pierre Raskin,et al.  Parasitic Gate Capacitance Model for Triple-Gate FinFETs , 2013, IEEE Transactions on Electron Devices.

[37]  Guido Groeseneken,et al.  Identifying the Bottlenecks to the RF Performance of FinFETs , 2010, 2010 23rd International Conference on VLSI Design.

[38]  S. Chou,et al.  Relationship between measured and intrinsic transconductances of FET's , 1987, IEEE Transactions on Electron Devices.

[39]  Yoon-Ha Jeong,et al.  Comparative study of geometry-dependent capacitances of planar FETs and double-gate FinFETs: Optimization and process variation , 2012, Proceedings of Technical Program of 2012 VLSI Technology, System and Application.