Design , Implementation and Comparison of FFT Analysis of efficient Digital PLLs for clock generation using 50 nm SPICE models for CMOS