Design of the integrated parallel processing unit IPU with systolic VLSI chips
暂无分享,去创建一个
Shing-Tsaan Huang | Shi-Jinn Horng | Long-Wen Chang | Wen-Tsuen Chen | Chang-Biau Yang | Chia-Cheng Liu | Jia-Shung Wang | Shi-Nine Yang | Bern-Cherng Liaw | Ruey-Zone Huang
[1] Ching Y. Suen,et al. A fast parallel algorithm for thinning digital patterns , 1984, CACM.
[2] D. V. Bhaskar Rao,et al. Wavefront Array Processor: Language, Architecture, and Applications , 1982, IEEE Transactions on Computers.